Opens marvell.wd1.myworkdayjobs.com in a new tab
What You'll Do
- Work with design teams across various disciplines such as Digital/RTL/Analog to ensure design convergence and integration in a timely manner.
- Implement/support designs with multi-voltage designs through all aspects of implementation (place and route, static timing, physical verification) using industry standard EDA tools.
- Work with RTL design teams to drive assembly and design closure.
- Provide technical direction, coaching, and mentoring to junior employees and colleagues when necessary to achieve successful project outcomes.
- Write scripts in Shell, Python, and TCL to extract data and achieve productivity enhancements through automation.
- What We're Looking For Bachelor’s, Master’s, or PhD degree in Electrical Engineering, Computer Engineering, or a related field. 8+ years of progressive experience in back-end physical design and verification.
- Expertise in full-chip & sub-hierarchy integration.
- Experience integrating and taping out large designs utilizing a digital design environment.
- Good understanding of RTL to GDS flows and methodology.
- Good scripting skills in Perl, tcl and Python.
- Good understanding of digital logic and computer architecture Knowledge of Verilog.
- Good communication skills and self-discipline contributing in a team environment.
- Experience with multi-voltage and low-power design techniques is a plus.
- Experience with Cadence Innovus is preferred.
- Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity.
- We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us.
- For additional information on what it’s like to work at Marvell, visit our Careers page.
- Interview Integrity As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.
- Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time.
- If a candidate uses such tools during an interview, they will be disqualified from the hiring process.
- This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR).
- As such, applicants must be eligible to access export-controlled information as defined under applicable law.
- Marvell may be required to obtain export licensing approval from the U.S.
- Department of Commerce and/or the U.S.
- Department of State.
- Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-MN1
Sourced directly from Marvell Technology’s career page
Your application goes straight to Marvell Technology.
Opens marvell.wd1.myworkdayjobs.com in a new tab
Specialisation
Salary range
₹5-11 LPA to ₹38-65 LPA
Open roles at Marvell Technology
63 positions
Job ID
/job/Bangalore/Senior-Staff-Engineer--Physical-Design_2503620
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Physical Design roles
Analog Devices
Staff Physical Design Engineer
India, Bangalore, Aveda Meta|Physical Design
Intel
SOC Floorplan Execution Lead
India, Bangalore|Physical Design
Intel
SoC Physical Design Clocking Engineer
India, Bangalore|Physical Design
Intel
SoC Physical Design Power Delivery Engineer
India, Bangalore|Physical Design