Opens intel.wd1.myworkdayjobs.com in a new tab
About This Role
- The PnP SV (Power and Performance System Validation) group is responsible for the functional (logical) integrity of the processor, from the first silicon stage through to mass production.
- In the period before the first silicon, the group is responsible for defining the processor testing methodology and its environment, defining test plans, and developing some of the software and hardware tools required to perform the tests.
- In the period between the first silicon and readiness for mass production, the group focuses on running the defined tests and performs DEBUG of failures in order to ensure that all logical bugs have been found.
- After approval for mass production, problems and bugs that were missed (from customers) arrive, and work is done on them (as each processor has many derivatives).
- The work in the department involves collaboration with additional groups – logic design, architecture, software groups for tool and simulator development, and more.
- A complete project lasts between two to four years, with each phase taking approximately half of that period.
- Job Description Taking an active part in performance and power measurement and improvement tests for Intel's flagship processors and various platforms.
- Defining and executing test plans, debugging in highly complex environments using advanced equipment and innovative methods.
- Participating in setting goals, plans, and work methodologies.
- Working closely with product architects, the design group, software, and Validation teams in Israel and abroad.
Sourced directly from Intel’s career page
Your application goes straight to Intel.
Opens intel.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Intel
806 positions
Job ID
/job/Israel-Haifa/PnP-System-Validation-and-Integration-Engineer_JR0288343
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Staff Engineer, SRAM Circuit Design
San Jose, California, United States|Other
Samsung Semiconductor
Intern, Thermal Modeling & Simulation Engineer (AI Memory / HBM)
San Jose, California, United States|Other
Samsung Semiconductor
Intern, Systems Software Engineering
San Jose, California, United States|Other
Samsung Semiconductor
Intern, SRAM Design Engineer
San Jose, California, United States|Other