Opens intel.wd1.myworkdayjobs.com in a new tab
About This Role
- You will be partnering with and leveraging domain experts across various areas of technology development, EDA vendors and product design teams to develop and deliver high-quality industry-leading memory technology collaterals and to drive circuit innovations that enable next generation high-performance, high-density, low-power embedded memory designs on Intel advanced CMOS process technologies.
- In this position your responsibilities will include, but may not be limited to: Memory pathfinding activities and power, performance and area (PPA) optimization through design technology co-optimization (DTCO) and product design enablement.
- Memory bit-cell and complex periphery IC layout and automation.
- Memory array/IP design, memory circuit innovation, test-chip design.
- Pre-Si verification, post-Si validation and debugging to enable yield and parametric tracking/ramp.
- The Advanced Design (AD) team is part of Intel’s larger Design Technology Platform (DTP) Organization and is focused on pathfinding and development of advanced memory technology.
- These circuits enable best-in-class memory collateral, IP and innovative product design across all generations of Intel process technology.
- At Intel, DTP is one of the key pillars enabling Intel to deliver winning products in the marketplace.
- Your work will directly enable Intel’s internal and external customers to get to the market faster with products that include high-performance, high-density, low-power memory at the leading edge of the technology curve and implemented in Intel’s advanced CMOS process technologies.
Requirements
- Master’s degree in Electrical Engineering, Computer Engineering, Electrical & Computer Engineering, or a related discipline, including 4 years of professional experience gained through either internships or full-time employment Ph.D. in one of the same fields listed above.
- Design, characterization, and verification of custom memory circuits such as SRAM, Register Files or ROM Design trade-offs between power, performance, and area (PPA) Custom digital circuit design, simulation, layout design, and verification Experience in EDA tools used for custom digital and memory circuit design.
Nice to Have
- Ph.D. with 1-2 years of professional experience gained through either internships or full-time employment.
- Design technology co-optimization (DTCO) Post-Si validation experience.
- Knowledge of the CMOS ASIC design flow.
Benefits
- We offer a total compensation package that ranks among the best in the industry.
- It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation.
- Find out more about the benefits of working at Intel .
- Annual Salary Range for jobs which could be performed in the US: $122,440.00-232,190.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations.
- Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training.
- Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Sourced directly from Intel’s career page
Your application goes straight to Intel.
Opens intel.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Intel
95 positions
Job ID
/job/US-Oregon-Hillsboro/Memory-Circuit-Design-Engineer_JR0284510
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Broadcom
Software Development Engineer in Test (SDET)
2 Locations|Other
Samsung Semiconductor
Staff Engineer, Compiler
San Jose, California, United States|Other
Samsung Semiconductor
Sr. Director Accounting
San Jose, California, United States|Other
Samsung Semiconductor
Senior Manager, Memory Sales
San Jose, California, United States|Other