Opens intel.wd1.myworkdayjobs.com in a new tab
About This Role
- Join Intel and build a better tomorrow.
- Manufacturing Development and Customer Engagement (MDCE) is responsible for the ramping of production of all Intel silicon using some of the world's most advanced manufacturing processes in fabs in Arizona, Ireland, Israel, Oregon and future greenfield sites.
- Intel recently created MDCE to strengthen its yield operation and enable fast-paced yield ramp-up in early HVM phases for each technology in collaboration with Technology Development team and fab managers.
- This job requisition is for a Defect Metrology Development engineering role in MDCE, reporting to Defect Metro Engineering Development manager.
- A successful candidate will work with other members in defect metro team, other teams in the MDCE org, fab module, yield, integration, and TD team members to achieve yield ramp-up and defect reduction in early production stage, supporting internal and external customers.
- Collaborate with Technology Development team and Process Integration team to import and setup new technology to production fabs across the globe.
- Identify critical yield limiting defect steps and work with Defect Control team to set production line inspection strategy to protect yield and quality at maximum productivity and lowest cost.
- Candidate should possess the following behavioural skills: Problem-solving and project/program management experience with strong self-initiative and self-learning capabilities.
- Demonstrated interpersonal skills to perform at leadership role including influencing, engaging, and motivating.
- Proven track record of working across organization through matrix structures to accomplish strategic objectives with conflicting priorities.
- Must demonstrate strong communication skills.
- Flexibility to work with global teams on a global time differential as needed.
- Establish and implement workflows and procedures for continuous improvement programs to ensure quality and prevent yield excursions in line and sort processes Analyze structured and unstructured data to deliver insights into process health and enable decision on improvement activities Assess quality and reliability risks for manufacturing materials and process changes, ensuring adherence to Intel's standards.
Requirements
- Bachelor's or Master's degree in science and engineering major, with at least 10+ years of industry experience or PhD degree in science and engineering with at least 8 years industry experience.
- Strong understanding on defect mechanism and yield impact in semiconductor high-volume production and proven quantified track record of driving down D0. 4+ years of experience in advanced node semiconductor industry in Defect engineering.
- Experience in Statistics and Machine Learning preferred.
- Experience in working with Process Integration, Design and OPC teams to identify layout-sensitive defect weak points and address systematic defect issues.
- Knowledge of module tool impacts to defects, inline parametric and yield through PM life while understanding upstream and downstream impacts to other tools Experience in FinFET technology development or high-volume manufacturing with hands-on knowledge of FinFET technology process flow to analyse systematic defect sources and set mitigation actions.
- Working knowledge in module processes including lithography, dry etch, wet etch, CMP, diffusion, implant, thin films and metrology.
- Skills to develop improvement projects at module level to improve process for reduced defectivity and improved yield.
- Candidate must possess at least one of the following: Preferred Qualifications: Bachelor's or Advanced degree (Master's or Ph.D.) in Electrical Engineering, Physics, Chemistry or Materials Science major is preferred, with at least 10+ years of experience.
- Experience in project/program management and/or Task Force Team lead.
- Experience in customer and stakeholder management.
- Must demonstrate solid communication skills.
- Ability to work with multi-functional, multi-cultural teams.
- Demonstrated interpersonal skills including influencing, engaging, and motivating.
- Problem-solving technique with strong self-initiative and self-learning capabilities.
- Ability to leverage big data analysis to identify process design weaknesses and/or manufacturing weaknesses to propose corrective, data-based solutions.
- Ability to extracts insights from structured and unstructured data by quickly synthesizing large volumes of data and applying statistics and machine learning.
- Experience in new semiconductor technology development.
- Experience in serving external Foundry customers through technical interactions.
- Experience in FinFET and GAA (Gate-All-Around) technology architecture.
Sourced directly from Intel’s career page
Your application goes straight to Intel.
Opens intel.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Intel
95 positions
Job ID
/job/Ireland-Leixlip/MDCE-Defect-Metrology-Development-Engineer_JR0284430
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Broadcom
Software Development Engineer in Test (SDET)
2 Locations|Other
Samsung Semiconductor
Staff Engineer, Compiler
San Jose, California, United States|Other
Samsung Semiconductor
Sr. Director Accounting
San Jose, California, United States|Other
Samsung Semiconductor
Senior Manager, Memory Sales
San Jose, California, United States|Other