Opens cadence.wd1.myworkdayjobs.com in a new tab
Requirements
- Master’s degree in Electrical Engineering, Computer Engineering, or a related technical discipline.
- Academic coursework or internship experience in VLSI design, physical design, or signoff flows, including exposure to parasitic extraction, EMIR, timing, or physical verification concepts.
- Basic understanding of IC layout, netlists, LVS, and signoff methodologies.
- Familiarity with Linux/UNIX environments and EDA tool workflows.
- Strong analytical and problem‑solving skills, with the ability to debug technical issues with guidance.
- Good written and verbal communication skills, with interest in customer‑facing technical roles.
- Ability to work effectively in a team‑oriented, fast‑paced environment and collaborate with sales, R&D, and field teams.
- Preferred Qualifications Exposure to Cadence tools such as Quantus™, Voltus‑Fi™, Virtuoso®, Pegasus™, or Spectre® through coursework, academic projects, or internships.
- Coursework or project experience related to advanced semiconductor technologies, power integrity, signal integrity, or physical verification.
- Internship or hands‑on project experience involving EDA tools, semiconductor design flows, or foundry PDKs.
- Basic scripting knowledge in Tcl, Python, or shell scripting for flow automation or data analysis.
- Strong interest in technical customer engagement, including demos, evaluations, and product enablement.
- The annual salary range for San Jose, CA is $ 84,000 to $156,000.
- You may also be eligible to receive incentive compensation: bonus, equity, and benefits.
- Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure.
- Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.
- Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
- We’re doing work that matters.
- Help us solve what others can’t.
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
More from Cadence Design Systems (586 roles)
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Cadence Design Systems
586 positions
Job ID
/job/AUSTIN/Sr-Application-Engineer_R55578
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Micron Technology
Principal Engineer, Global Environmental Compliance - Design
2 Locations|Other
Micron Technology
TD MDE Senior Manager
Boise, ID - Main Site|Other
Micron Technology
Sr. Engineer, NAND Cell Integration
Fab 10N/X, Singapore|Other
Micron Technology
Product Engineer - NAND Engineering Tool Development
MSB, Singapore|Other