Opens cadence.wd1.myworkdayjobs.com in a new tab
Overview
- At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
- Develop PG solution in C++ for APD and Allegro, which includes but not limited to plane router, via placement and SI/PI aware routing.
- Improve overall performance of PG solution.
- Integrate PG solution with other APD functionalities like System design planar, signal router and SI/PI analysis tool.
- We’re doing work that matters.
- Help us solve what others can’t.
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Cadence Design Systems
658 positions
Job ID
/job/ZHUBEI-01/Lead-Software-Engineer_R56754
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Staff Engineer, SRAM Circuit Design
San Jose, California, United States|Other
Samsung Semiconductor
Senior Manager, Memory Sales
San Jose, California, United States|Other
Micron Technology
CMP PROCESS ENGINEER
Taichung - Fab 16, Taiwan|Other
Micron Technology
Senior Manager, FE Central PQE (Deviation Management)
Fab 10A, Singapore|Other