Opens cadence.wd1.myworkdayjobs.com in a new tab
About This Role
- A role of block/chip level physical design engineer; - Job content includes: - Physical Design, including: floorplan, placement, CTS, routing, etc. ; - Physical Verification; - Static Timing Analysis; - EM/IR Analysis.
- Job Qualification: - Rich knowledge of the design rule for the process of N28/N16 and below; - Ability of fixing the physical design violations, including: DRC, DFM, LVS, ANT, ERC etc.; - Experience in chip level physical verification is preferred; - Basic knowledge/experience of the physical implementation and static timing analysis; - Bachelor or above degree in majors of EE/CS/IT, with more than 3 years’ work experience; - Good ability of effective learning and independent thinking; - Good ability of communication and teamwork; - Carefulness, responsibility and persistence.
- We’re doing work that matters.
- Help us solve what others can’t.
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Salary range
₹5-11 LPA to ₹38-65 LPA
Open roles at Cadence Design Systems
658 positions
Job ID
/job/Nanjing/Lead-Physical-Design-Engineer_R55407
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Physical Design roles
Marvell Technology
Physical Design Intern - Master's Degree
Singapore|Physical Design
NXP Semiconductors
Static Timing Analysis Design Engineer / Physical Design
Austin (Oakhill, Office)|Physical Design
NXP Semiconductors
Static Timing Analysis Design Engineer / Physical Design
Austin (Oakhill, Office)|Physical Design
NXP Semiconductors
Physical design Engineer
Bangalore|Physical Design