Design Verification Architect / Director
Opens cadence.wd1.myworkdayjobs.com in a new tab
About This Role
- Responsibilities As a Design Verification Team Director, lead and run the Processor Verification team, you will be responsible for the verification of microprocessor cores and their peripherals Relevant experience in-order/out-of-order CPU cores and memory subsystem strongly preferred Crafting verification plans and executing them to verify highly complex CPU designs.
- You will implement simulation or emulation testbenches, assembly/C language diagnostics, assertion checkers or coverage monitors to meet target verification goals.
- You will be responsible for coverage collection and closure You will work closely with cross-functional teams (DV/Arch/Design/FW) to identify coverage scope Tracking and reporting the work of 7-10 engineers Required Skills and Experience: 17+ years of design verification experience BS (or higher) in EE/Computer Engineering Proven experience at leading/managing team.
- Strong managerial, leadership and interpersonal skills Excellent knowledge of computer architecture and design verification fundamentals Thorough understanding of SystemVerilog, UVM, and other programming languages to build flexible and reusable complex testbenches Exposure to scripting languages like Perl, Unix shell or similar languages Experience with assembly language programming required Experience with Formal Verification will be a plus Experience with the development of fully automated flows Experience with Gate Level Simulations Excellent written and oral communication skills necessary Knowledge of processor verification required The annual salary range for California is $178,500 to $331,500.
- You may also be eligible to receive incentive compensation: bonus, equity, and benefits.
- Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure.
- Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.
- Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
- We’re doing work that matters.
- Help us solve what others can’t.
Tools & Skills
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Salary range
₹5-12 LPA to ₹40-70 LPA
Open roles at Cadence Design Systems
588 positions
Job ID
/job/SAN-JOSE/Design-Verification-Architect---Director_R55674
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Verification roles
Micron Technology
Senior Memory Circuit Design Verification Engineer
Hyderabad - Phoenix Aquila, India|Verification
Cadence Design Systems
Lead Design Verification Application Engineer
SAN JOSE|Verification
NVIDIA
Senior FC Verification Engineer
Israel, Tel Aviv|Verification
Intel
Senior Design Verification Engineer
India, Bangalore|Verification