NXP Semiconductors
Sr. Lead ASIC design Engineer - Digital Design
HyderabadRTL DesignHigh demand
Opens nxp.wd3.myworkdayjobs.com in a new tab
Salary range — RTL Design in India
Fresher (0-2y)
₹5-12 LPA
Mid (3-5y)
₹12-24 LPA
Senior (6-10y)
₹24-45 LPA
Staff (10+y)
₹40-70 LPA
Typical skills for RTL Design
VerilogSystemVerilogVHDLLogic SynthesisCDCLow Power DesignMicroarchitecture
Common EDA tools
Synopsys Design CompilerCadence GenusSynopsys VCSXilinx Vivado
About RTL Design roles
Designs digital logic at register-transfer level using Verilog/SystemVerilog, creating synthesizable hardware descriptions for ASICs and SoCs
Market insight: RTL designers with sub-7nm tapeout experience command premium salaries. SystemVerilog proficiency is table stakes; low-power design (UPF/CPF) and CDC expertise are strong differentiators.
Full description on NXP Semiconductors’s career page.
Sourced directly from NXP Semiconductors’s career page
Your application goes straight to NXP Semiconductors.
NX
NXP Semiconductors
Hyderabad
Opens nxp.wd3.myworkdayjobs.com in a new tab
Specialisation
RTL Design
Salary range
₹5-12 LPA to ₹40-70 LPA
Open roles at NXP Semiconductors
137 positions
Job ID
/job/Hyderabad/Sr-Lead-ASIC-design-Engineer---Digital-Design_R-10062062
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — free