Senior Digital Design Engineer - High-Speed I/O and Photonics
Opens nvidia.wd5.myworkdayjobs.com in a new tab
What You'll Do
- will include working on a wide range of high-speed, powerful DSPs, silicon photonics IPs, and chips.
- You will participate in chip-level features, programming model and application interface definitions.
- You will collaborate closely with analog designers and system architects to develop micro-architecture specifications, calibration and adaptation algorithms, which then will be translated into RTL and firmware designs.
- For backend design, you will define, build synthesis constraints and drive timing closure.
- Evaluating PPA trade-offs based on synthesis and P&R feedbacks is a critical step toward the most optimized product.
- For post-silicon, you will actively participate in silicon bring-up, build testing scripts for debugging, characterization, performance tuning, and production.
- You will also work with cross-functional teams to ensure successful production.
- What We Need to See: B.S. or M.S. degree in Electrical Engineering or equivalent experience. 5+ years of experience in high-speed digital design, proficient with front-end design flow and tools.
- Deep understanding of Verilog or SystemVerilog, logic design concepts, and typical structures.
- Good understanding of design for test, timing constraints, and static timing analysis.
- Experience with industry verification methodologies, such as UVM.
- Ways to stand out from the crowd: Knowledge of optical transceiver devices and integrated components such as modulators, detectors, and TIAs.
- Experience with SerDes architecture and building blocks such as CDR, DFE, CTLE, TXFIR.
- Experience with digital assist analog designs, such as calibrations.
- Familiarity with mixed-signal circuit design concepts and experience in behavior modeling of mixed-signal circuits.
- Knowledge of physical layer and communication protocols, such as Ethernet, InfiniBand, PCIe, and USB.
- Understanding of on-chip microcontrollers and standard peripherals, with exposure to hardware and firmware co-design. #LI-Hybrid Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.
- The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.
- You will also be eligible for equity and benefits .
- Applications for this job will be accepted at least until June 12, 2026.
- This posting is for an existing vacancy.
- NVIDIA uses AI tools in its recruiting processes.
- As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
Sourced directly from NVIDIA’s career page
Your application goes straight to NVIDIA.
Opens nvidia.wd5.myworkdayjobs.com in a new tab
Specialisation
Salary range
₹5-12 LPA to ₹40-70 LPA
Open roles at NVIDIA
2000 positions
Job ID
/job/US-CA-Santa-Clara/Senior-Digital-Design-Engineer---High-Speed-I-O-and-Photonics_JR2018150
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar RTL Design roles
Analog Devices
Staff Engineer, Digital design engineering
India, Bangalore, RMZ|RTL Design
Marvell Technology
Senior Staff Digital Design Engineer
Irvine, CA|RTL Design
NXP Semiconductors
Senior Digital Design Engineer
Austin (Oakhill, Office)|RTL Design
NXP Semiconductors
Logic Design Engineer
Kanata|RTL Design