Opens intel.wd1.myworkdayjobs.com in a new tab
About This Role
- Position Overview As the Yield Defect Metrology Technician, you will be instrumental in supporting defect review activities, including defect classification, validation, and hold lot disposition.
- You will help maintain quality excellence standards while contributing to the delivery of standardized, high-quality execution.
- Your primary focus will be the accurate classification of defects captured by multiple inspection systems.
- Through precise defect classification and systematic analysis, you will play a vital role in minimizing defect noise that can obscure true yield-limiting issues, drive data-driven systematic defect reduction initiatives, and maintaining the optimal balance between rigorous quality control standards and manufacturing efficiency requirements.
- Your work will directly contribute to yield improvement efforts, cost reduction initiatives, and overall manufacturing excellence.
- Key Responsibilities 1.
- Defect Classification and Analysis Review and Analyze defect images captured by diverse metrology tools.
- Accurately classify defects based on documented defect specification.
- Distinguish between true defects requiring disposition action and false positives or nuisance defects.
- Maintain proficiency across multiple inspection platforms and adapt classification criteria to different tool capabilities and imaging conditions 2.
- Defect Validation Verify defect classifications against established criteria and specifications Partner with Layer Owner to ensure consistent defect categorization approaches Prevent over-rejection scenarios by accurately identifying non-critical defects and cosmetic variations that do not impact product performance.
- Avoid under-rejection situations by ensuring killed defects are properly identified and flagged for disposition.
- Feed manually classified data to improve Automatic Defect Classification (ADC) accuracy. 3.
- Hold Lot Disposition Ensure strict compliance in review and disposition of hold lots based on documented Out-of-Control Action Plans (OCAP) Ensure proper documentation and traceability of all disposition decisions.
- Collaborate with Layer Owner to update and refine OCAP procedures based on emerging defect patterns 4.
- First Level Defect Analysis Perform comprehensive first level defect analysis as the initial point of technical review for all flagged defects.
- Document initial findings and recommendations to support Layer Owner analysis and decision-making processes.
Requirements
- Diploma in Engineering or Technical discipline (e.g., Electrical, Mechanical, Manufacturing, Mechatronics, Semiconductor-related fields) Minimum 3 years working experience in semiconductor industrial, possess semiconductor HVM manufacturing process flow knowledge.
- Preferred Qualifications Prior experience in semiconductor manufacturing, yield engineering, defect reduction, or defect metrology, preferably in a high-volume production environment.
- Take the next step in your career with Intel and join a team that values innovation, quality, and collaboration.
- We look forward to discovering how your expertise can make a difference in driving Intel's excellence in semiconductor manufacturing.
Sourced directly from Intel’s career page
Your application goes straight to Intel.
Opens intel.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Intel
652 positions
Job ID
/job/Malaysia-Penang/Yield-Defect-Metrology-Technician_JR0284786
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Technical Account Manager, DRAM Business Enablement
San Jose, California, United States|Other
Samsung Semiconductor
Senior Engineer, Connectivity Software, UWB - WIFI
San Jose, California, United States|Other
Micron Technology
SSD Hardware Architect
2 Locations|Other
Micron Technology
PCB Layout Designer
Boise, ID - Main Site|Other