SoC Logic Design Engineer

Opens intel.wd1.myworkdayjobs.com in a new tab

About This Role

  • Develops the logic design, register transfer level (RTL) coding, and simulation for an SoC design and integrates logic of IP blocks and subsystems into a full chip SoC or discrete component design.
  • Participates in the definition of architecture and microarchitecture features of the block being designed.
  • Performs quality checks in various logic design aspects ranging from RTL to timing/power convergence.
  • Applies various strategies, tools, and methods to write RTL and optimize logic to qualify the design to meet power, performance, area, and timing goals as well as design integrity for physical implementation.
  • Reviews the verification plan and implementation to ensure design features are verified correctly and resolves and implements corrective measures for failing RTL tests to ensure correctness of features.
  • Follows secure development practices to address the security threat model and security objects within the design.
  • Works with IP providers to integrate and validate IPs at the SoC level.
  • Drives quality assurance compliance for smooth IPSoC handoff.
  • Intel's Data Center Group is looking for a highly motivated logic designer engineer to join a seasoned team in designing future generation Intel SOCs.
  • Your responsibilities will include but not be limited to: Perform RTL coding that meets functional, area, power and timing goals Ensure design passes quality checks including Lint, CDC, Low Power checks, etc Work with architects to understand design requirements Write detailed micro-architectural specifications Work closely with verification team to bring up and debug design in simulation Work closely with physical design team to ensure design is physically implementable The ideal candidate should exhibit the following traits: Solid problem-solving skills and willingness to multitask Excellent written and verbal communication skills Willing to work in a dynamic and team-oriented environment Excellent collaboration skills Qualifications: You must possess the below minimum qualifications to be initially considered for this position.
  • Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Requirements

  • Bachelor's degree in Electrical/Computer Engineering or related STEM field with 6 years or more relevant experience.
  • Master's degree in Electrical/Computer Engineering or related STEM field with 5 years or more relevant experience.
  • Depending on the degree obtained above, the listed years of experience will need to be in the following areas: SOC or Subsystem RTL design and integration using Verilog/SystemVerilog, or: IP RTL design using Verilog/SystemVerilog Preferred Qualifications: Experience with SoC flows for Reset, Power Management, Interrupts and Error Handling Job Type: Experienced Hire Shift: Shift 1 (United States of America) Primary Location: US, California, Santa Clara Additional Locations: US, Colorado, Fort Collins, US, Oregon, Hillsboro Business group: At the Data Center Group (DCG), we're committed to delivering exceptional products and delighting our customers.
  • We offer both broad-market Xeon-based solutions and custom x86-based products, ensuring tailored innovation for diverse needs across general-purpose compute, web services, HPC, and AI-accelerated systems.
  • Our charter encompasses defining business strategy and roadmaps, product management, developing ecosystems and business opportunities, delivering strong financial performance, and reinvigorating x86 leadership.
  • Join us as we transform the data center segment through workload driven leadership products and close collaboration with our partners.
  • It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation.
  • Find out more about the benefits of working at Intel .
  • Annual Salary Range for jobs which could be performed in the US: $141,910.00-269,100.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations.
  • Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training.
  • Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Sourced directly from Intel’s career page

Your application goes straight to Intel.

Intel logo

Intel

3 Locations

Specialisation
Salary range
₹5-12 LPA to ₹40-70 LPA
Open roles at Intel
784 positions
Job ID
/job/US-California-Santa-Clara/SoC-Logic-Design-Engineer_JR0283109-1

Get matched to roles like this

Upload your resume once. We’ll notify you when matching roles open up.

Join talent pool — free

Similar RTL Design roles