Senior Logic Design Verification Engineer

Opens intel.wd1.myworkdayjobs.com in a new tab

About This Role

  • The world is transforming - and so is Intel.
  • Here at Intel, we believe the world needs technology that can enrich the lives of every person on earth.
  • We're inviting dynamic and imaginative technocrats to take part in creating it.
  • The Power Management Controller IP (PMC) is responsible for managing the system boot and power for client and server chipsets. • As a member of the PMC Logic Design Verification team, you will work closely with IP architects to define and develop verification testbench and building RTL models for verification. • You will be validating and verifying the functionality of new architectural features of next generation designs by developing testplan, tests content or test tools. • You will be finding and implementing corrective measures for failing RTL tests, analyzes and uses results to modify testing. • Your influence will cross-organizational boundaries with our manufacturing and validation partners. • Your expertise will grow as you debug and resolve issues on system platforms using software and RTL simulation tools.

Qualifications

  • Possess a Bachelor's, a Master's degree or a Ph.D. in Electronics Engineering, Computer Engineering, or equivalent with relevant experience in IP/SoC design or verification development. • At least 8 years of relevant working experience in design verification with UVM and SystemVerilog. • Familiarize with UVM Verification Components and Bus-functional Models (BFM) and building Testbench from ground up. • Strong in UVM application eg UVM Virtual Sequencer, Factory and Formal Property will be advantage. • Communicates well with good influencing skills. • Strong in analysis, debugging skills, and creative in problem solving. • Motivated, Self-driven and Independent.
  • Relevant Qualifications: • Working in Assembly language, embedded firmware, real-time operating system RTOS, BIOS, and HW/SW interactions.
  • Working experience with ACPI spec, power management. • Hardware-Firmware co-validation development and debugging environments. • Familiar with Linux, industry scripting languages (Python, Perl), and simulation tools. • Behavioral traits including, but not limited to, strong written and verbal communication skills, tolerance of ambiguity, problem solving, teamwork, attention to detail, commitment to task, quality focus and Knowledge of Agile.

Sourced directly from Intel’s career page

Your application goes straight to Intel.

Intel logo

Intel

Malaysia, Penang

Specialisation
Salary range
₹5-12 LPA to ₹40-70 LPA
Open roles at Intel
712 positions
Job ID
/job/Malaysia-Penang/Senior-Logic-Design-Verification-Engineer_JR0277091-1

Get matched to roles like this

Upload your resume once. We’ll notify you when matching roles open up.

Join talent pool — free

Similar Verification roles