Opens intel.wd1.myworkdayjobs.com in a new tab
About This Role
- The Role and Impact Join Intel as a Principal Engineer specializing in Design Verification Architecture and shape the future of silicon innovation.
- In this pivotal role, you will define and architect comprehensive verification strategies and methodologies that ensure Intel delivers world-class silicon designs.
- As a recognized technical leader, your expertise will influence Intel's direction and impact the broader industry.
- You will drive innovation in testbench architecture, apply universal verification methodologies (UVM), and develop test strategies that address both analog and digital integration challenges.
- By mentoring other technical leaders and building a robust verification community, you will foster a culture of excellence and collaboration at Intel.
- Your contributions will directly enable Intel to deliver breakthrough products that empower industries and individuals worldwide.
- Key Responsibilities - Define and document verification strategies, methodologies, and solutions to achieve optimal silicon design implementation. - Architect testbenches, applying UVM or formal-based verification approaches to ensure comprehensive design validation. - Integrate block testbenches into chip-level UVM environments and verify seamless integration. - Develop test strategies, architecture, and detailed test plans to validate design blocks against specifications. - Collaborate with analog and digital teams to support post-silicon validation activities. - Work with architecture and design teams to create random test generation plans and execute functional simulations, identifying and resolving design specification gaps. - Conduct thorough failure analysis, coverage analysis, and ensure closure of identified issues. - Define and implement security validation strategies, leveraging tools and methods to enhance security coverage. - Act as a technical leader, influencing Intel's technical direction and mentoring future leaders in the organization. - Align technical vision with organizational goals and deliver innovative, market-leading products.
Requirements
- Bachelor's or BS degree in Electrical Engineering, Computer Engineering, or a related field, or equivalent experience per business needs. - 12 or more years of experience in silicon design verification with a Bachelor's degree, or 8 or more years with a Master's degree, or 6 or more years with a PhD. - Proficiency in SystemVerilog and UVM-based methodologies for design verification. - Extensive knowledge of validation protocols, validation strategies, and IP/SoC integration. - Expertise in hardware simulation, debugging, and validation environments. - Strong understanding of RTL design and microarchitecture fundamentals. - Experience in developing test plans, test writing, and using validation tools and methodologies.
- Preferred Qualifications - Demonstrated leadership in driving cross-functional initiatives and influencing technical direction within and beyond the organization. - Proven track record of mentoring technical leaders and cultivating a community of experts. - Strong communication and collaboration skills to drive alignment across various teams. - Experience in developing security validation strategies and enhancing security coverage in silicon designs. - Passion for innovation and a commitment to delivering high-impact results.
- We want you to bring your expertise, vision, and passion for technology to Intel, where you can drive meaningful change and shape the future of silicon design.
- Apply now and be part of a team that is transforming the industry.
Sourced directly from Intel’s career page
Your application goes straight to Intel.
Opens intel.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Intel
791 positions
Job ID
/job/Malaysia-Penang/Principal-Engineer--Design-Verif-Architecture_JR0283965
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Technical Account Manager, DRAM Business Enablement
San Jose, California, United States|Other
Micron Technology
Senior Photolithography Equipment Engineer
Boise, ID - ID1|Other
Micron Technology
Senior Photolithography Process Engineer
Boise, ID - ID1|Other
Micron Technology
NTI Physical Failure Analysis Technician
Fab 10N/X, Singapore|Other