Opens intel.wd1.myworkdayjobs.com in a new tab
About This Role
- This role operates at the intersection of architecture, technology, and business strategy, influencing Intel's product roadmaps and key technical tradeoffs.
- As a Power and Performance Architect, you will define and optimize power, performance targets, collaborating closely with IP's, SoC, platform, and software engineers.
- The role requires strong system level thinking, deep technical judgment, and the ability to lead and influence across organizations while engaging senior leadership.
- Key responsibilities include but are not limited to: • Drive SoC PnP projections by conducting benchmarking, characterizing workloads, and evaluating microarchitectural trade-offs. • Develop and own long term power and performance models for CPU, GPU, memory IPs, and full SoC. • Define power and performance targets and drive execution to achieve aggressive power goals across development phases, from pathfinding to silicon. • Develop, maintain, and enhance power and performance modeling tools, flows, and methodologies. • Identify emerging technology and market trends, risks, and opportunities impacting competitiveness. • Provide actionable, data driven recommendations to architecture, planning, marketing, and executive leadership. • Collaborate cross functionally with architecture, design, post silicon, platform, and business teams.
- Successful candidates are impact driven collaborators who work effectively in ambiguous environments, learn quickly, and translate new challenges into measurable results.
Requirements
- B.Sc. / M.Sc. /PhD in Electrical Engineering, Computer Engineering, or a related field with 4+ years of relevant experience. • Experience with Python or scripting languages to develop and maintain analysis tools, flows, and methodologies. • Advanced understanding of SoC behavior and power and performance modeling. • Highly self motivated, able to operate independently and drive initiatives to completion. • Strong problem-solving skills and attention to detail. • In this highly visible role, excellent communication and presentation skills are required.
Nice to Have
- Strong understanding of architecture, RTL, structural design (SD), validation, and post silicon processes. • Experience with Intel IPs and full product development lifecycles. • Expertise in power and performance analysis, system level tradeoffs, and power reduction techniques. • Hands on experience with post silicon performance and power measurement, validation, and analysis. • Background in high performance computing, graphics, or AI accelerator architectures. • Experience in semiconductor physics and process technology and their impact on power and performance. • Proven ability to lead complex, cross functional technical initiatives with measurable business impact. • Demonstrated success in competitive analysis, market assessment, and long term roadmap planning. • Knowledge of business marketing strategies and competitive positioning. • Experience in developing and maintaining analysis tools, flows, and methodologies.
Benefits
- We offer a total compensation package that ranks among the best in the industry.
- It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation.
- Find out more about the benefits of working at Intel .
- Annual Salary Range for jobs which could be performed in the US: $164,470.00-232,190.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations.
- Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training.
- Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Sourced directly from Intel’s career page
Your application goes straight to Intel.
Opens intel.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Intel
712 positions
Job ID
/job/US-Oregon-Hillsboro/Power-and-Performance-Architect_JR0281948
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Staff Technical Program Manager
San Jose, California, United States|Other
Samsung Semiconductor
Associate, Executive Administration
San Jose, California, United States|Other
Micron Technology
STAFF ENGINEER GFAC SASIA - ELECTRICAL
Fab 10A, Singapore|Other
Micron Technology
TEST HBM DATA ANALYST
Taichung - MTB, Taiwan|Other