Opens intel.wd1.myworkdayjobs.com in a new tab
About This Role
- As a member of the PTD Litho Frame Automation Team (FRAT) in LTD (Logic Technology Development), you will be responsible for process design rule definition, construction and validation of lead certification Tape-in Collaterals for Intel's next generation process technology and products.
- You will be responsible for the validation and creation of VLSI layout that will enable fundamental process development.
- Your responsibilities will include but will not be limited to: Verify VLSI layout adherence to complex layout design rules, specifically ownership in Quality Assurance of FRAT designs across all Intel process nodes Troubleshoot design and PDK(Process Design Kit) verification issues with complex physical design flows, both industry standard and Intel tools and flows Write/update software code for cell design and testcases, verification and package design content for distribution CAD design development and support of LTD Tape-in Collateral Library for ALL Intel Process Technology nodes including CR experimental Path Finding projects Collaborating, directing, extracting, executing designs and constructs that will be used for process implementation, monitoring, improvement and development well ahead of any other team in LTD.
- This interaction will be with a very diverse team including Litho, Integration, Device, Test Chip, Tape Out, and OPC and RET (Reticle Enhancement Team) experts.
- These designs will be used during development, refined and then made available for HVM (High Volume Manufacturing) Qualifications: Minimum qualifications are required to be initially considered for this position.
- Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
- Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.
Requirements
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, with 6+ months of hands-on experience in the domain and demonstrated skills gained through internships, academic projects, coursework, or hands-on training OR Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field with no prior professional experience Hands-on experience includes: Coursework and background should include VLSI design or CAD, programming in Python or C++, Semiconductor Device Physics or basic electrical circuit theory, Silicon manufacturing flows Preferred Qualifications: Familiarity with semiconductor processing/engineering or computer science (from coursework or internship or work experience) VLSI Circuit mask design layout and/or verification (from coursework or internship or work experience) Basic solid-state physics, optics and IC (Integrated Circuit) process flow (from coursework or internship or work experience) Programming skills in a high-level programming language (from coursework or internship or work experience) Familiarity with UNIX/Linux platforms (from coursework or internship or work experience) Experience with Cadence Virtuoso, Klayout, and tools such as Calibre DRV or Calibre Knowledge of design rule checks (DRC), ICV, or IC Validator software tools Experience with custom design and verification tools, debugging, and flow development Strong communication and collaboration skills for cross-functional teamwork Proactive mindset with a focus on continuous improvement and learning For information on Intel’s immigration sponsorship guidelines, please see Intel U.S.
- It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation.
- Find out more about the benefits of working at Intel .
- Annual Salary Range for jobs which could be performed in the US: $95,640.00-181,940.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations.
- Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training.
- Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Sourced directly from Intel’s career page
Your application goes straight to Intel.
Opens intel.wd1.myworkdayjobs.com in a new tab
Specialisation
Salary range
₹5-12 LPA to ₹35-60 LPA
Open roles at Intel
806 positions
Job ID
/job/US-Oregon-Hillsboro/EDA-Tools-Software-Engineer_JR0287371
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar CAD/EDA roles
Micron Technology
Senior/Principal Design Automation Engineer, Simulation
Jalisco, Mexico|CAD/EDA
Micron Technology
Sr Principal Technical Program Manager, CAD Engineering and AI Initiatives
San Jose, CA|CAD/EDA
Analog Devices
Associate Designer, CAD Engineering
Philippines, Cavite (jp)|CAD/EDA
Marvell Technology
Staff CAD Engineer (Power Signal Integrity)
Bangalore|CAD/EDA