Opens intel.wd1.myworkdayjobs.com in a new tab
About This Role
- About the Role Intel is seeking a New College Graduate Design Verification Engineer for the Silicon Chassis team.
- In this role, you will contribute to the verification of next-generation interconnect and chassis IPs that underpin Intel's most ambitious SoC and platform products.
- You will work alongside senior engineers to build testbenches, write constrained-random tests, close functional coverage, and root-cause simulation failures — developing end-to-end verification skills from day one.
- We look for engineers who think algorithmically, write clean code, and are excited to apply the latest AI-assisted development tools as a core part of how they work.
- You do not need to know everything on day one; you do need strong fundamentals, genuine curiosity, and the drive to ramp fast.
- Key Responsibilities Develop testbench components, constrained-random stimulus, and functional checkers for interconnect and chassis IP under guidance of senior engineers Write, run, and debug simulation tests; analyze failures and root-cause issues to closure with clear technical write-ups Contribute to functional coverage plans, coverage closure analysis, and regression triage Participate in spec reviews, design discussions, and bug triage; learn to contribute across architecture, design, and software boundaries Use AI-assisted coding and debugging tools as an everyday part of development workflow; actively contribute to the team's productivity through automation and scripting Continuously build depth in hardware design, verification methodology, and the chip development flow What You Should Bring to the Team To thrive in this role, you should demonstrate the following professional traits: Intellectual curiosity — a genuine drive to learn new technologies, methodologies, and tools quickly Algorithmic thinking — the ability to approach complex problems with structured, logical reasoning Attention to detail — precision in writing tests, analyzing failures, and producing clear technical documentation Collaborative mindset — comfort working alongside senior engineers and contributing across team boundaries Self-motivation — the initiative to ramp fast, take ownership of tasks, and continuously build technical depth Adaptability — openness to integrating AI-assisted tools and modern workflows as a core part of daily work Qualifications: This position is not eligible for Intel immigration sponsorship.
- This is an entry-level position.
- Skills and experience may be obtained through coursework, projects, internships, or work experience.
Benefits
- We offer a total compensation package that ranks among the best in the industry.
- It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation.
- Find out more about the benefits of working at Intel .
- Annual Salary Range for jobs which could be performed in the US: $105,650.00-149,150.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations.
- Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training.
- Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Sourced directly from Intel’s career page
Your application goes straight to Intel.
Opens intel.wd1.myworkdayjobs.com in a new tab
Specialisation
Salary range
₹5-12 LPA to ₹40-70 LPA
Open roles at Intel
643 positions
Job ID
/job/US-California-Santa-Clara/Design-Verification-Engineer_JR0285357-1
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Verification roles
Micron Technology
New College Grad - Verification Enablement, Test Structure Design and Layout
Jalisco, Mexico|Verification
Micron Technology
New College Grad - Semiconductor Verification Design Engineer, DRAM Products Group
Boise, ID - Main Site|Verification
Cadence Design Systems
Principal Application Engineer - Verification
HOME CHINA|Verification
NVIDIA
ASIC Verification Engineer - New College Grad 2026
US, CA, Santa Clara|Verification