Opens intel.wd1.myworkdayjobs.com in a new tab
About This Role
- What you'll be doing: Executes functional validation and performance characterization for on-chip power delivery IP—specifically internal voltage regulators and power management gates—to ensure design integrity across Intel's client computing portfolio.
- Identifies and resolves power delivery issues by performing debug cycles and validating robust design fixes via experimentation.
- Executes comprehensive testing and characterization across a broad range of operating temperatures to ensure product reliability.
- Responsibilities include formulating power delivery validation methodologies, implementing strategic validation plans, and partnering with cross-functional engineering teams to drive design optimization, systematic troubleshooting, and detailed failure analysis.
Qualifications
- What we are looking for? BSc degree in Electrical Engineering 2+ years is post-si validation, with focus on power delivery Basic programming and scripting skills such as Python, Perl, etc.
- Understanding of standard silicon testing methodologies and flows.
- Strong fundamentals in analog circuit design, power delivery circuits and systems.
- Strong problem solving and debugging skills.
- Effective collaboration and communication across different functional teams.
- Ways to stand out from the crowd: Understanding of DC-DC converters and associated control systems.
- Hands-on lab experience with board bringup, lab debug and lab tools (Logic analyzers, oscilloscopes, multimeters).
Sourced directly from Intel’s career page
Your application goes straight to Intel.
Opens intel.wd1.myworkdayjobs.com in a new tab
Specialisation
Salary range
₹4-10 LPA to ₹40-75 LPA
Open roles at Intel
95 positions
Job ID
/job/Israel-Haifa/Analog-Post-Si-Engineer_JR0282522
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Analog/MS roles
Micron Technology
Staff Engineer, Analog and Mixed Signal IC Design - TPG
Boise, ID - Main Site|Analog/MS
Marvell Technology
Principal PHY SerDes Validation Engineer
Santa Clara, CA|Analog/MS
NXP Semiconductors
Head of Program & Portfolio Management – SerDes Networking Solutions
San Jose (Rose Orchard)|Analog/MS
NVIDIA
Senior Mixed Signal Design Engineer
US, CA, Santa Clara|Analog/MS