Sr. Principal Product Engineer (EMIR / PDN Analysis & Power Integrity)
Opens cadence.wd1.myworkdayjobs.com in a new tab
Requirements
- Bachelor’s Degree in Electrical / Electronics / Electronics and Communication / VLSI Engineering with 8+ years related experience.
- Experience and Technical Skills required • Experience in EMIR analysis, PDN analysis with digital signoff tools and Digital Physical implementation. • Strong background in Digital logic Design, CMOS logic Design, Power IR drop analysis, Circuit Design and Analysis, Digital and Behavioral simulation fundamentals related to IC and Package Design. • Debugging of Low power and multiple power domain analysis for chip power integrity sign-off. • Experience with 3DIC design and methodologies is a plus. • Must have excellent debugging skills and ability to separate out the critical issues from trivial ones. • Ability to solve interface level problems emanating from IC Implementation side and System analysis side. • Ability to debug Timing and thermal issues in relation to IR and EM is a plus. • Knowledge on TCL, Perl or Python scripting.
- Behavioral skills required • Must possess strong written, verbal and presentation skills. • Ability to establish a close working relationship with both customer peers and management. • Explore what’s possible to get the job done, including creative use of unconventional solutions. • Work effectively across functions and geographies. • Push to raise the bar while always operating with integrity.
- The annual salary range for California is $154,000 to $286,000.
- You may also be eligible to receive incentive compensation: bonus, equity, and benefits.
- Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure.
- Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.
- Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
- We’re doing work that matters.
- Help us solve what others can’t.
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Cadence Design Systems
658 positions
Job ID
/job/SAN-JOSE/Sr-Principal-Product-Engineer--EMIR---PDN-Analysis---Power-Integrity-_R53624
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Staff Technical Program Manager
San Jose, California, United States|Other
Samsung Semiconductor
Associate, Executive Administration
San Jose, California, United States|Other
Micron Technology
STAFF ENGINEER GFAC SASIA - ELECTRICAL
Fab 10A, Singapore|Other
Micron Technology
TEST HBM DATA ANALYST
Taichung - MTB, Taiwan|Other