Sr. Principal Design Engineer

Opens cadence.wd1.myworkdayjobs.com in a new tab

What You'll Do

  • Circuit Design & Optimization: Build full-custom or compiler-based SRAM macros, sense amplifiers, and self-timed circuits.
  • Simulation & Characterization: Run SPICE simulations to analyze timing, power, and Static Noise Margin (SNM) across process corners.
  • Layout Supervision: Direct physical design and layout teams to handle process variability and FinFET manufacturing rules.
  • Silicon Validation & Debug: Support post-silicon testing and troubleshooting hardware failures 3.
  • Required Qualifications & Experience Education: B.Tech/M.Tech in Electrical Engineering, VLSI, or Microelectronics.
  • Experience: Typically ranges from 6 to 18 years depending on whether the role is entry/mid-level or a senior lead/architect position.
  • Core Knowledge: Deep understanding of CMOS device physics, transistor sizing, and memory cell stability.
  • Tools: Proficiency in EDA software like Cadence Virtuoso or SPICE simulators.
  • Scripting: Ability to use Python or Perl for workflow automation and data analysis 4.
  • Behavioral & Soft Skills Strong analytical and problem-solving skills.
  • High attention to detail.
  • Ability to collaborate cross-functionally with circuit designers, architecture teams, and CAD engineers.
  • We’re doing work that matters.
  • Help us solve what others can’t.

Tools & Skills

EDA Tools

Languages

Sourced directly from Cadence Design Systems’s career page

Your application goes straight to Cadence Design Systems.

Specialisation
Open roles at Cadence Design Systems
594 positions
Job ID
/job/NOIDA-01/Sr-Principal-Design-Engineer_R55559

Get matched to roles like this

Upload your resume once. We’ll notify you when matching roles open up.

Join talent pool — free

Similar Other roles