Opens cadence.wd1.myworkdayjobs.com in a new tab
Nice to Have
- Experience with AI/ML applications in EDA, including one or more of: AI-assisted design/debug (e.g., Innovus AI Assistant, JedAI) Workflow automation or data-driven optimization Experience with advanced nodes (≤7nm) and large-scale SoC or full-chip implementation Strong knowledge of timing signoff methodologies, including: MMMC (Multi-Mode Multi-Corner) Variation modeling (SOCV, AOCV) Extraction and signoff correlation flows Hands-on experience with Cadence EDA tools (one or more strongly preferred): Innovus (PnR / Implementation) Tempus (STA / Signoff) Quantus (Extraction) Pegasus (Physical Verification) Genus (Synthesis) Prior experience in Application Engineering, CAD, or customer-facing roles Impact & Growth Help drive the transition of semiconductor design workflows toward AI-first methodologies Influence strategic customer engagements and drive adoption of Cadence enabled EDA solutions Collaborate across global teams to define next-generation implementation and signoff methodologies Additional Information Requires collaboration with global teams and customer interaction Travel may be required based on business needs The annual salary range for Massachusetts is $133,000 to $247,000.
- You may also be eligible to receive incentive compensation: bonus, equity, and benefits.
- Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure.
- Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.
- Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
- We’re doing work that matters.
- Help us solve what others can’t.
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Cadence Design Systems
624 positions
Job ID
/job/Burlington-MA/Sr-Principal-Application-Engineer_R55267-1
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Director Federal Government Relations
Washington, District of Columbia, United States|Other
Micron Technology
Facilities Engineer, Gas
Hiroshima - Fab 15, Japan|Other
Micron Technology
Sr Engineer, Tainan FAC Hookup (Tool installation)
Tainan, Taiwan|Other
Micron Technology
QE PQI ENGINEER
Taoyuan - Fab 11, Taiwan|Other