Opens cadence.wd1.myworkdayjobs.com in a new tab
About This Role
- We are seeking highly motivated and talented engineers with strong C++ development skills and a deep interest in advanced‑node integrated circuit design.
- In this role, you will contribute to the development of a high‑performance, multi‑threaded, distributed geometry layout engine within the INNOVUS NanoRoute system, including next‑generation GPU‑accelerated DRC capabilities.
- You will collaborate closely with a global R&D team to design, implement, and optimize core algorithms that drive industry‑leading P&R tools.
- Responsibilities Design and develop core components of a multi-threaded, distributed geometry layout engine.
- Implement efficient data structures and algorithms for large‑scale physical design challenges.
- Develop, optimize, and maintain CUDA‑based GPU kernels for DRC and geometric computation.
- Analyze and optimize performance across CPU/GPU boundaries, including memory transfers and kernel execution.
- Work with cross‑functional global teams to define technical specifications and project scope.
- Debug, optimize, and maintain production-quality C++ code in a Linux environment.
- Collaborate with internal stakeholders and customers to understand requirements and deliver high‑quality solutions.
- Minimum Qualifications MS in CS/EE or BS with 2+ years of relevant experience.
- C/C++ software development experience in Linux environment.
- Solid understanding and practical use of data structures and algorithms.
- Self‑motivated with excellent problem‑solving skills.
- Ability to write clear technical specifications and accurately estimate development effort.
- Strong communication skills and comfort interacting with global customers or internal partners.
- Preferred Experience with multi-threaded programming.
- Knowledge of physical design algorithms.
- Knowledge of NVIDIA GPU architecture.
- Prior R&D experience with IC physical design tools.
- Hands‑on experience with physical design flows (Floorplanning, Placement, Routing, CTS).
- Experience with Tcl or other scripting languages.
- We’re doing work that matters.
- Help us solve what others can’t.
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Cadence Design Systems
143 positions
Job ID
/job/SHANGHAI/Software-Engineer-II_R51885
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Micron Technology
SR ENGINEER, FE GLOBAL MANUFACTURING ENGINEERING
2 Locations|Other
Micron Technology
Process Integration Engineer (BEOL)
Hiroshima - Fab 15, Japan|Other
Micron Technology
Technician - RDA Shift Process
Fab 10N/X, Singapore|Other
Micron Technology
F16N_HVM _ Production/ Equipment/ Process Engineer
Miaoli - Tongluo, Taiwan|Other