Opens cadence.wd1.myworkdayjobs.com in a new tab
What You'll Do
- Lead and mentor SOC designers and verification engineers across projects.
- Manage all phases of SOC design: microarchitecture, RTL coding, integration, and reviews.
- Collaborate with verification teams to ensure design intent, testability, and coverage; address complex debug issues.
- Work closely with customer and internal engineering teams to deliver seamless service and support.
- Interface with executive management, customers, and partners to align technical vision with business goals.
- Improve SOC processes, tools, and methods to boost productivity and quality.
- Oversee project schedules, resource allocation, and risk management.
- Identify risks early and develop mitigation strategies.
- Required Qualifications Bachelor’s/Master’s in Electrical/Computer Engineering or related field. 10+ years in digital SOC design, with significant leadership experience.
- Expertise in SOC integration, RTL, synthesis, timing closure, physical implementation.
- Proven record leading complex projects and high-performance teams.
- Practical knowledge of verification environments and requirements.
- Experience integrating third-party IP, developing custom blocks, and managing deliverables.
- Strong problem-solving and debugging skills at design and system level.
- Proficient with industry-standard EDA tools.
- Project management skills, including planning and risk mitigation.
- Excellent English communication skills, able to explain technical concepts clearly.
- Experience in multicultural, multi-site teams.
- Familiarity with physical design, DFT, post-silicon debug, and system architecture.
- Team-oriented, promotes innovation and conflict resolution.
- Adaptable to fast-paced, shifting environments.
- We’re doing work that matters.
- Help us solve what others can’t.
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Cadence Design Systems
658 positions
Job ID
/job/SHANGHAI/Senior-Design-Manager_R51592
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Staff Technical Program Manager
San Jose, California, United States|Other
Samsung Semiconductor
Associate, Executive Administration
San Jose, California, United States|Other
Micron Technology
STAFF ENGINEER GFAC SASIA - ELECTRICAL
Fab 10A, Singapore|Other
Micron Technology
TEST HBM DATA ANALYST
Taichung - MTB, Taiwan|Other