Jasper Formal Verification - Sr Principal Application Engineer
Opens cadence.wd1.myworkdayjobs.com in a new tab
What You'll Do
- E stablishing technical credibility and building strong relationships with clients, who may range from newcomers to seasoned experts in formal verification.
- Your role involves delivering exceptional reactive support, proactive training, and expert consultation to ensure users derive maximum benefit from our products.
- Additionally, you’ll partner with R&D teams to introduce innovative formal flows and applications to customers, advocate for their needs, and assist in the development of competitive and inventive solutions.
- To maintain Cadence’s edge in the industry, you are expected to stay informed about the competitive landscape and continually seek ways to distinguish our offerings.
- Mentoring junior AE team members and fostering a collaborative, team-oriented environment is integral to this role.
- R epresenting Cadence at technical conferences and trade shows provides you an opportunity to showcase our expertise and connect with industry peers.
- Success in this position requires : A comprehensive understanding of RTL design, particularly the advanced features of SystemVerilog .
- You should possess deep expertise in applying formal property-checking tools to various functional verification scenarios.
- Strong communication and interpersonal skills are essential, as is familiarity with simulation-based verification concepts such as transactors, scoreboards, and functional coverage models.
- Proficiency in UNIX, scripting languages like TCL, grid computing dispatchers, and EDA tool administration is also necessary.
- The ideal candidate is self-driven, capable of working independently with minimal supervision, and has at least seven years of relevant industry experience.
- An advanced degree in a related field is highly desirable.
- The annual salary range for California is $143,500 to $266,500.
- You may also be eligible to receive incentive compensation: bonus, equity, and benefits.
- Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure.
- Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.
- Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
- We’re doing work that matters.
- Help us solve what others can’t.
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Salary range
₹5-12 LPA to ₹40-70 LPA
Open roles at Cadence Design Systems
658 positions
Job ID
/job/SAN-JOSE/Jasper-Formal-Verification---Sr-Principal-Application-Engineer_R53682
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Verification roles
Micron Technology
Staff Design Verification Engineer, HBM
Richardson, TX|Verification
Micron Technology
Engineer - Design Verification
Hyderabad - Phoenix Aquila, India|Verification
Analog Devices
Senior Engineer, Design Verification Engineering
Philippines, Bonifacio Global City|Verification
Analog Devices
Senior Design Verification Engineer
US, TX, Dallas, Tollway|Verification