Opens cadence.wd1.myworkdayjobs.com in a new tab
Nice to Have
- 2-4 years of industry experience developing numerical simulation codes.
- Familiarity with VLSI circuit simulation concepts and electrical circuit analysis.
- Background in numerical analysis, particularly numerical linear algebra, sparse matrix techniques, or methods for solving ODEs/PDEs.
- Experience using hardware-level debugging and profiling tools to analyze performance bottlenecks.
- The annual salary range for California is $136,500 to $253,500.
- You may also be eligible to receive incentive compensation: bonus, equity, and benefits.
- Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure.
- Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.
- Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
- We’re doing work that matters.
- Help us solve what others can’t.
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Cadence Design Systems
658 positions
Job ID
/job/SAN-JOSE/High-Performance-Computing--HPC--Engineer_R53538
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Staff Technical Program Manager
San Jose, California, United States|Other
Samsung Semiconductor
Associate, Executive Administration
San Jose, California, United States|Other
Micron Technology
STAFF ENGINEER GFAC SASIA - ELECTRICAL
Fab 10A, Singapore|Other
Micron Technology
TEST HBM DATA ANALYST
Taichung - MTB, Taiwan|Other