Opens cadence.wd1.myworkdayjobs.com in a new tab
What You'll Do
- Lead the design and deployment of Emulation PHY logic and models for platforms including Palladium and Protium .
- Optimize designs for multi-clock domain synchronization , area , and performance , with a focus on accuracy vs. runtime trade-offs .
- Develop and maintain end-to-end verification environments , encompassing: System-level models including microcontrollers, memories, NoC (Network-on-Chip), and high-speed communication interface Test case generation Interface Circuit Performance Analysis Contribute to system prototyping for early bring-up and validation of full-system designs.
- Collaborate with cross-functional teams to ensure seamless integration from simulation to emulation .
- Drive innovation in emulatable IP solutions and contribute to the evolution of verification methodologies.
- Required Qualifications: Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field.
- Experience of 5-16 years.
- Multiple positions available.
- Strong experience with system-level design and communication standards such as: PCIe, UCIe, Ethernet, UALink, DDR, USB, SPI, JTAG, AMBA protocols Proficiency in: SystemVerilog for synthesizable RTL design C and Python for modeling,scripting, and automation Converting Analog Mixed Signal Designs logic to emulation compatible models maintaining functional and bit accuracy, and enabling software stack development for configuration, control and status monitoring Debug and test case development Hands-on experience with emulation platforms: Palladium, Protium, Zebu, HAPS, Veloci, FPGA Deep understanding of verification flows and emulation acceleration techniques Preferred Skills: Experience building emulatable AVIP solutions Familiarity with end-to-end verification environments from simulation through emulation Experience in system prototyping and bring-up Strong analytical and problem-solving skills Excellent communication and leadership abilities We’re doing work that matters.
- Help us solve what others can’t.
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Cadence Design Systems
658 positions
Job ID
/job/SHANGHAI/Emulation-Design-Engineer_R51956
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Staff Technical Program Manager
San Jose, California, United States|Other
Samsung Semiconductor
Associate, Executive Administration
San Jose, California, United States|Other
Micron Technology
STAFF ENGINEER GFAC SASIA - ELECTRICAL
Fab 10A, Singapore|Other
Micron Technology
TEST HBM DATA ANALYST
Taichung - MTB, Taiwan|Other