Opens cadence.wd1.myworkdayjobs.com in a new tab
About This Role
- Summary : 10+ years of experience in Static timing analysis, Individual should be able to lead and execute technical campaigns at various internal and external customers.
- Perform several timing & correlation benchmarks with Cadence Tempus -Signoff tool.
- Execute and deliver on timing analysis & ECO flows and ensure integrity of delivered solutions.
- Individual should be able to efficiently work with Cadence R&D to enable various tool feature and close tool bug fixes.
- Work on various aspects of physical design incuding timing analysis, place and route, extraction, spice etc.
- Job Description Details : Perform Static timing analysis, glitch, noise analysis using Tempus Signoff tool.
- Executing and delivering on various aspects of Timing analysis flows, ECO flows, CAD tools and methodologies.
- Work on SDC constraints, advanced OCV/SOCV concepts, derates, PBA timing, Distributed and Concurrent STA flows.
- Work efficiently with R&D and customer to enable various timing analysis & ECO flows including newer advanced technologies.
- Performing timing correlation, tool feature benchmarking, constraints validation, spice analysis on various tech nodes and customer designs.
- Work on In-design timing ECO optimizations solutions with basic knowledge of Place and Route, Clock Tree, RC Extraction and UPF/CPF concepts.
- Execute and lead Tempus timing signoff campaigns at existing and new customers.
- Automation of flows using scripting languages (Perl, Tcl, python).
- Deliver technical trainings and seminars within Cadence and customer sites.
- The annual salary range for California is $123,200 to $228,800.
- You may also be eligible to receive incentive compensation: bonus, equity, and benefits.
- Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure.
- Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.
- Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
- We’re doing work that matters.
- Help us solve what others can’t.
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Cadence Design Systems
139 positions
Job ID
/job/SAN-JOSE/Principal-Application-Engineer_R51058
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Senior Manager, Memory Sales
San Jose, California, United States|Other
Samsung Semiconductor
Senior Engineer, DRAM Applications
San Jose, California, United States|Other
Samsung Semiconductor
Director, SMB Memory
San Jose, California, United States|Other
Micron Technology
Senior / Principal DRAM Product Development Engineer – DEG Technology
Boise, ID - Main Site|Other