Opens cadence.wd1.myworkdayjobs.com in a new tab
What You'll Do
- Focus on high speed digital DDR and HBM IP physical implementation Job Requirement: 1.
- Have good physical design experiences in the digital implementation domain including Floorplan, P&R, Physical verification, DFM. 2.
- Have a solid background in circuits, electronics & physics & should be very willing to learn new technology for advance node and design methodology 3.
- Skilled in scripting language, such as Perl, C shell, Makefile 4.
- Feeling responsible for technical delivery, good team played, design quality/schedule focus We’re doing work that matters.
- Help us solve what others can’t.
Sourced directly from Cadence Design Systems’s career page
Your application goes straight to Cadence Design Systems.
Opens cadence.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Cadence Design Systems
676 positions
Job ID
/job/SHANGHAI/Design-Engineer-II_R56893
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Staff Engineer, SRAM Circuit Design
San Jose, California, United States|Other
Samsung Semiconductor
Intern, Thermal Modeling & Simulation Engineer (AI Memory / HBM)
San Jose, California, United States|Other
Samsung Semiconductor
Intern, Systems Software Engineering
San Jose, California, United States|Other
Samsung Semiconductor
Intern, SRAM Design Engineer
San Jose, California, United States|Other