Opens broadcom.wd1.myworkdayjobs.com in a new tab
About This Role
- Broadcom’s ASIC Product Division (APD) is focused on enabling customers to develop products with a sustainable and substantial competitive advantage.
- APD does this by delivering best in class technology platforms, easy to integrate bleeding edge intellectual property, and by providing world class customer support.
- APD’s customers span a wide range of industries developing ASICs for largest and most complex cloud computing AI engines, supercomputers, networking, to low power and most advanced wireless solutions as examples.
- Responsibilities Develop and execute verification plans for IP blocks at both block and system levels Build and maintain SystemVerilog /UVM-based verification environments and testbenches Develop Python-based behavioral models and validate designs by comparing them against RTL implementations Analyze simulation results, debug failures, and drive root-cause resolution Collaborate with design, architecture, and verification teams to ensure design quality Develop and maintain automation scripts and regression frameworks Contribute to the improvement of verification methodologies and flows Leverage AI-assisted tools (e.g., ChatGPT, Gemini, Cursor) to enhance productivity Required Qualifications Bachelor’s degree in Electrical/Electronic Engineering, Computer Science 8+ years of relevant industry experience Strong expertise in RTL verification methodologies , including SystemVerilog Experience with ASIC verification flows and design verification methodologies Proficiency in UVM/OVM , Python, C/C++ , and scripting Experience with block-level and system-level verification Strong debugging and problem-solving skills Ability to analyze and resolve complex verification trade-offs Excellent communication and teamwork skills Preferred Qualifications Experience with firmware development or embedded C Knowledge of PHY layers and adaptation techniques Familiarity with formal verification methodologies Understanding of chip design flows and tools Knowledge of CPU, DDR, bus, network protocols, or DSP design Experience with AI-assisted development tools Additional Job Description: Compensation and Benefits The annual base salary range for this position is $120,000 - $192,000.
- This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.
- Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time.
- The company follows all applicable laws for Paid Family Leave and other leaves of absence.
- We will also consider qualified applicants with arrest and conviction records consistent with local law.
- If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Sourced directly from Broadcom’s career page
Your application goes straight to Broadcom.
Opens broadcom.wd1.myworkdayjobs.com in a new tab
Specialisation
Salary range
₹5-12 LPA to ₹40-70 LPA
Open roles at Broadcom
424 positions
Job ID
/job/USA-CA-San-Jose-Innovation-Drive/Verification-Engineer_R025969
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Verification roles
Micron Technology
Senior Engineer - Verification Enablement, Test Structure Design and Layout
Jalisco, Mexico|Verification
GlobalFoundries
MTS Digital Verification Engineer
Egypt|Verification
GlobalFoundries
MTS Digital Verification Engineer
Egypt|Verification
Analog Devices
Principal DV Engineer
CLOSED-India, Bangalore, Aveda Meta|Verification