Opens broadcom.wd1.myworkdayjobs.com in a new tab
About This Role
- Broadcom offers an excellent opportunity to contribute to a team environment and to grow personal career path.
- You will be working with internal and external customers to develop state of the art IC solutions utilizing Broadcom's leading edge CMOS cell-based ASIC technologies.
- You will have responsibility for ASIC designs through all of the key development and implementation phases including RTL analysis, synthesis, design optimization, timing verification, simulation, test insertion, physical design, vector generation, and post-prototype test support.
- Candidates will have opportunity to work on the latest 5nm/3nm designs Responsibilities: Participate in chip level DFT architecture definition.
- Implement basic DFT schemes, including scan, boundary scan, MBIST, Logic BIST and SSN Verify all DFT logics and test patterns with simulation Test modes static timing analysis Participate in ATE bring-up and debug the DFT patterns on ATE.
- Requirements/Qualifications: Either Bachelor or Master degree, 5+ years related experience required.
- We will also consider qualified applicants with arrest and conviction records consistent with local law.
- If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Sourced directly from Broadcom’s career page
Your application goes straight to Broadcom.
Opens broadcom.wd1.myworkdayjobs.com in a new tab
Specialisation
Salary range
₹5-10 LPA to ₹35-58 LPA
Open roles at Broadcom
381 positions
Job ID
/job/China-Shanghai-Zhangjiang-Hi-Tech/IC-Design-Engineer--DFT-_R026683
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar DFT roles
Micron Technology
New College Grad - Engineer - HBM Design for Test (DFT)
Richardson, TX|DFT
Micron Technology
PHOTO Scanner Engineer
Miaoli - Tongluo, Taiwan|DFT
Micron Technology
Staff Scanner Equipment Engineer
Taichung - Fab 16, Taiwan|DFT
NVIDIA
NVIDIA 2027 Internships: Hardware Design for Test (DFT)
US, CA, Santa Clara|DFT