Opens nxp.wd3.myworkdayjobs.com in a new tab
What You'll Do
- Define and implement DFT architecture including scan, MBIST, and boundary scan.
- Perform scan insertion , chain stitching, and compression techniques.
- Generate and analyze ATPG patterns to achieve high fault coverage.
- Debug and resolve DFT-related issues across design and silicon stages.
- Work closely with RTL, Physical Design, and STA teams for smooth integration.
- Support pattern validation, gate-level simulations, and silicon bring-up .
- Ensure compliance with DFT and testability requirements .
- More information about NXP in India... #LI-2734
Sourced directly from NXP Semiconductors’s career page
Your application goes straight to NXP Semiconductors.
Opens nxp.wd3.myworkdayjobs.com in a new tab
Specialisation
Salary range
₹5-10 LPA to ₹35-58 LPA
Open roles at NXP Semiconductors
773 positions
Job ID
/job/Noida/Sr-DFT-Engineer_R-10064454
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar DFT roles
Micron Technology
New College Grad - Engineer - HBM Design for Test (DFT)
Richardson, TX|DFT
Micron Technology
PHOTO Scanner Engineer
Miaoli - Tongluo, Taiwan|DFT
Micron Technology
Staff Scanner Equipment Engineer
Taichung - Fab 16, Taiwan|DFT
NVIDIA
NVIDIA 2027 Internships: Hardware Design for Test (DFT)
US, CA, Santa Clara|DFT