SOC DFT Intern - Spring 2027

Opens nxp.wd3.myworkdayjobs.com in a new tab

What You'll Do

  • Assist in the implementation of DFT techniques such as scan insertion, boundary scan, and memory BIST.
  • Support ATPG pattern generation and validation using industry-standard tools.
  • Help with test coverage analysis and debug of test patterns.
  • Collaborate with RTL designers and verification teams to ensure testability requirements are met.
  • Contribute to automation of DFT flows using scripting languages (e.g., Python, Perl, TCL).
  • Document DFT methodologies, test plans, and results.

Qualifications

  • Currently pursuing a Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
  • Strong understanding of digital logic design and VLSI fundamentals.
  • Familiarity with Verilog/VHDL and scripting languages (Python, Perl, or TCL).
  • Exposure to DFT concepts such as scan chains, ATPG, and BIST is a plus.
  • Experience with EDA tools from Synopsys, Cadence, or Mentor Graphics is desirable.
  • Excellent problem-solving skills and attention to detail.
  • Strong communication and teamwork abilities.
  • Preferred Skills (Nice to Have): Coursework or project experience in DFT or digital IC design.
  • Knowledge of STA, synthesis, and RTL verification.
  • Familiarity with Linux/Unix environments.
  • What You’ll Gain: Hands-on experience with industry-standard DFT tools and flows.
  • Mentorship from experienced engineers in a collaborative environment.
  • Exposure to the full ASIC design and test cycle.
  • Opportunity to contribute to real silicon projects.
  • In order to be considered for a spring internship with NXP you must be returning to school or graduating at the conclusion of the internship term.
  • If you are graduating prior to May 2027 please apply to Entry Level full-time roles.
  • More information about NXP in the United States...
  • NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law.
  • In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals. #LI-e41b

Tools & Skills

Sourced directly from NXP Semiconductors’s career page

Your application goes straight to NXP Semiconductors.

NXP Semiconductors logo

NXP Semiconductors

Austin (Oakhill, Office)

Specialisation
Salary range
₹5-10 LPA to ₹35-58 LPA
Open roles at NXP Semiconductors
775 positions
Job ID
/job/Austin-Oakhill-Office/Digital-Design-Intern---Spring-2027_R-10065548

Get matched to roles like this

Upload your resume once. We’ll notify you when matching roles open up.

Join talent pool — free

Similar DFT roles