Opens nxp.wd3.myworkdayjobs.com in a new tab
Requirements
- BS/MS degree in Electrical/Computer Engineering with 12+ years of DFT experience Hands-on expertise with Mentor/Synopsys test generation tools for large complex designs DFT lead experience for complex SOC TO and Production Strong fundamental knowledge of DFT techniques include JTAG, ATPG, test pattern translation, yield learning, logic diagnosis, scan compression, IEEE 1500 Standard, and MBIST, LBIST, SSN Preferred qualifications Experience with synthesis, STA and back-end implementation flows Familiar with Tessent shell flow for DFT instruments insertion include MBIST, IJTAG, SSN, BSCAN, OCC etc Solid Lab and test floor bring-up and debug experience Yield estimation and test optimization DFT AI mindset responsibilities Define and implement DFT structure, design and methodologies that include scan/mbist/jtag and functional testing Create test vectors or oversee their creation Collaborate with physical design team to close timing in DFT mode Sign-off DFT requirements are being met work with testing team to bring-up test patterns on silicon More information about NXP in India... #LI-7013
Tools & Skills
EDA Tools
Sourced directly from NXP Semiconductors’s career page
Your application goes straight to NXP Semiconductors.
Opens nxp.wd3.myworkdayjobs.com in a new tab
Specialisation
Salary range
₹5-10 LPA to ₹35-58 LPA
Open roles at NXP Semiconductors
129 positions
Job ID
/job/Pune/Sr-Principle-DFT-Engineer_R-10061923
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — free