Opens nxp.wd3.myworkdayjobs.com in a new tab
What You'll Do
- Define and own SoC-level and IP-level verification strategy, methodology, and coverage goals.
- Hands-on work: Responsible for executing verification plan according to the product specification and verification requirements defined by product architects.
- Responsible for developing, debugging and running UVM based verification environment for RTL/netlist simulation.
- Define and develop test cases in an appropriate verification framework.
- Create stimulus and assertions, run simulation, debug test cases on the design models (RTL, power aware RTL, gate level, FPGA, Emulation platform), run regression, collect and analyze code/functional coverage Drive DV closure on diverse IPs and subsystems , ensuring maximum coverage and quality.
- Familiar with both SoC-level and IP-level verification environments .
- Guide the team in developing and improving flows for maximum reuse and efficiency .
- Mentor team members while actively collaborating with design teams for issue resolution and sign-off.
- Ensure compliance with functional safety/security requirements.
- Required Qualifications: Experience: 10+ years in SoC/IP verification with successful tape-outs of multiple SoCs .
- Desirable Technical Skills: Strong expertise in ARM-based microcontrollers and SoC-level verification.
- Proficiency in SystemVerilog, UVM , and constrained-random verification.
- Familiarity with EDA tools (Synopsys VCS, Cadence Xcelium, Mentor Questa).
- Experience with low-power verification (UPF) .
- Gate-level simulations and power-aware simulations.
- Strong knowledge of assertions (SVA) and functional coverage .
- Verification of multiple interfaces: SPI, I²C, UART, USB, PCIe, Ethernet, eSPI .
- Knowledge of Flash memory and security IPs (crypto engines and subsystems) is a plus Familiarity with common Analog IPs in microcontroller design (ADC, DAC, PLLs).
- Soft Skills: Comfortable working in a fast-paced environment .
- Strong team player with excellent communication skills.
- Education: Bachelors or Master’s in Microelectronics, Electronics, Electrical Engineering More information about NXP in India... #LI-2734
Tools & Skills
Languages
Sourced directly from NXP Semiconductors’s career page
Your application goes straight to NXP Semiconductors.
Opens nxp.wd3.myworkdayjobs.com in a new tab
Specialisation
Salary range
₹5-12 LPA to ₹40-70 LPA
Open roles at NXP Semiconductors
129 positions
Job ID
/job/Pune/Principle-Engineer---SoC-Design-Verification_R-10062408-1
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Verification roles
Analog Devices
Staff Physical Verification Engineer
India, Bangalore, Aveda Meta|Verification
Analog Devices
Senior Design Verification Engineer
India, Bangalore, Aveda Meta|Verification
Analog Devices
Senior Design Verification Engineer
India, Bangalore, Aveda Meta|Verification
NVIDIA
Senior ASIC Verification engineer
India, Bengaluru|Verification