Principal Layout Engineer

Opens nxp.wd3.myworkdayjobs.com in a new tab

About This Role

  • NXP's Smart Analog Interfaces is seeking a highly motivated Principal Analog Layout Engineer to join a dynamic team developing state-of-the-art analog and high-speed interface products.
  • This role offers the opportunity to work on complex mixed-signal ICs for leading consumer and automotive applications while contributing to innovative custom silicon solutions.
  • The successful candidate will serve as both an analog layout lead for custom analog-on-top and digital-on-top projects and a hands-on analog block layout designer , collaborating closely with circuit designers, physical design engineers, and cross-functional teams to deliver high-quality products from concept through tapeout.
  • Key Responsibilities Develop and lead block-level and top-level analog/mixed-signal layouts.
  • Drive floorplanning, power routing, ESD implementation, and chip integration.
  • Run and debug DRC, LVS, ERC, and extraction flows.
  • Collaborate with design, digital P&R, IO, ESD, package, test, and PDK teams.
  • Provide layout schedules, technical leadership, and customer communication.
  • Identify layout risks and drive resolution of design and PDK issues.
  • Improve layout methodologies and automation.
  • Qualifications BSEE or MSEE. 10+ years of custom analog/mixed-signal layout experience in deep sub-micron CMOS.
  • Expert in Cadence Virtuoso XL, Floorplanning, Constraint Driven Layout, and PVS DRC/LVS/ERC.
  • Strong knowledge of matching, common centroid, shielding, EM/IR, high-speed routing, parasitics, and DFM practices.
  • Proven experience leading analog-on-top and digital-on-top chip layouts.
  • Experience with floorplanning, power distribution, ESD, and multiple voltage domains.
  • Familiarity with PLL, OSC, ADC, DAC, LDO, Bandgap, and high-speed interface circuits.
  • Excellent communication and cross-functional leadership skills.
  • Fluent in English SKILL or Perl scripting is a plus. ----------- NXP is committed to equal pay for equal work and work of equal value and applies fair, consistent and transparent remuneration practices.
  • As of the date of this posting, the estimated gross annual base salary range for this position in Italy is between 61,000 € and 83,900 € annually.
  • This range is intended as a guideline.
  • Actual compensation may vary based on qualifications, experience, skills, and specific business or organizational needs.
  • This position falls under the applicable National Collective Labour Agreement (Metalmeccanica Industria).
  • Where relevant, the total compensation package may also include additional elements such as annual incentive opportunities and/or equity, along with a competitive benefits package.
  • More information about NXP in Italy... ----------- #LI-7795

Sourced directly from NXP Semiconductors’s career page

Your application goes straight to NXP Semiconductors.

Specialisation
Open roles at NXP Semiconductors
796 positions
Job ID
/job/Catania/Principal-Layout-Engineer_R-10066068

Get matched to roles like this

Upload your resume once. We’ll notify you when matching roles open up.

Join talent pool — free

Similar Other roles