DIGITAL PHYSICAL DESIGN-G2

What You'll Do

• Execute physical design activities including floorplanning, power planning, place and route, clock tree synthesis, and static timing analysis (STA). * Perform physical verification (DRC, LVS, Antenna) and resolve related issues. * Conduct power integrity analysis (IR drop, EM) and optimize designs for power efficiency. * Participate in design-for-test (DFT) implementation and verify test structures. * Collaborate with design, verification, and DFT teams to ensure seamless integration and achieve project milestones. * Analyze and resolve design issues related to timing, area, and power. * Develop and maintain scripts for automation and efficiency improvements in the physical design flow. * Contribute to the continuous improvement of physical design methodologies and flows. * Generate comprehensive reports and documentation of design implementation.
• Job Qualifications * Bachelor's or Master's degree in Electronics Engineering, or a related field. * Minimum 4 years of experience in digital physical design of complex SoCs or ASICs. * Proficiency with industry-standard EDA tools for physical design (e.g., Synopsys Fusion Compiler/Innovus, Cadence Genus/Tempus/Voltus/Pegasus, Mentor Calibre, Synopsys Primetime). * Solid understanding of physical design concepts including floorplanning, placement, routing, clock tree synthesis, and physical verification. * Strong knowledge of Static Timing Analysis (STA) and timing closure techniques. * Experience with scripting languages such as Tcl, Perl, or Python. * Familiarity with deep sub-micron process technologies. * Good understanding of VLSI design principles and semiconductor physics. * Excellent problem-solving skills and attention to detail. * Ability to work effectively in a collaborative team environment. * Good communication skills, both written and verbal.
• More information about NXP in India... #LI-29f4