Opens marvell.wd1.myworkdayjobs.com in a new tab
What You'll Do
- span the full front-end design flow — from architecture and specification through RTL development, integration, and design sign-off — in close collaboration with verification, physical design, and architecture teams.
- Define microarchitecture and develop SystemVerilog RTL for SoC-level components, including interconnects, memory interfaces, and global logic such as reset, clocking, and power management.
- Integrate processor clusters, memory controllers (HBM/DDR), and high-speed interfaces with a focus on interface definition, data flow, and system-level behavior.
- Collaborate with verification teams to review test plans, support functional debug, and help close coverage gaps during development.
- Run standard design checks such as lint and CDC/RDC, define timing constraints, and work with synthesis and physical design teams to ensure the design meets implementation requirements.
- Coordinate with IP, SerDes, and analog teams to integrate complex interfaces and resolve subsystem-level issues.
- Exposure to emerging interconnect standards such as UCIe and UALink is preferred.
- Contribute to design methodology, improve integration workflows, and provide technical guidance to other engineers.
- What We're Looking For Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 3-5 years of related professional experience OR Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 2-3 years of experience.
- Proven experience delivering complex SoCs to tape-out and working across subsystem boundaries.
- Strong RTL design skills in SystemVerilog and hands-on experience with SoC integration and debug.
- Familiarity with AMBA protocols (AXI) and SoC interconnect architectures, along with clock/reset design, CDC, and timing constraints.
- Understanding of how RTL decisions impact physical implementation.
- Experience with scripting (Python or Tcl) for automation.
- Expected Base Pay Range (USD) 113,920 - 170,600, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions.
- The expected base pay range for this role may be modified based on market conditions.
- Additional Compensation and Benefit Elements Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments.
- Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition.
- Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones.
- We look forward to sharing more with you during the interview process.
- Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com .
- Interview Integrity To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.
- These tools must not be used to record, assist with, or enhance responses in any way.
- Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time.
- Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.
- This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR).
- As such, applicants must be eligible to access export-controlled information as defined under applicable law.
- Marvell may be required to obtain export licensing approval from the U.S.
- Department of Commerce and/or the U.S.
- Department of State.
- Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-NF1
Sourced directly from Marvell Technology’s career page
Your application goes straight to Marvell Technology.
More from Marvell Technology (503 roles)
Marvell Technology
Senior Staff Engineer, Software / Firmware Engineering - RTOS/low level platform/ARM/RISC-V/Drivers/SoC
Westborough, MA|SoC
Marvell Technology
Analog Layout Staff Engineer
Toronto, Canada|Analog/MS
Marvell Technology
Principal Engineer, ASIC Verification - AI/HPC SOCs
3 Locations|Verification
Opens marvell.wd1.myworkdayjobs.com in a new tab
Specialisation
Salary range
₹6-14 LPA to ₹45-80 LPA
Open roles at Marvell Technology
503 positions
Job ID
/job/Santa-Clara-CA/Staff-SoC-Design-Engineer_2600690
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar SoC roles
Marvell Technology
Senior Staff Engineer, Software / Firmware Engineering - RTOS/low level platform/ARM/RISC-V/Drivers/SoC
Westborough, MA|SoC
NVIDIA
SOC AI Application Engineer — AI Services, Agents and Knowledge Systems
Taiwan, Hsinchu|SoC
NVIDIA
System Software Engineer - GPU and SOC
2 Locations|SoC
Intel
SOC Performance Architect
3 Locations|SoC