Opens marvell.wd1.myworkdayjobs.com in a new tab
What You'll Do
- , lead larger projects, and advance your career within the company.
- We are committed to supporting your growth and helping you achieve your career goals.
- What We're Looking For Bachelor’s degree in Electrical Engineering or related fields and 10-15 years of related professional experience and/or Master’s degree in Electrical Engineering or related fields with 7-12 years of experience in semiconductor test engineering, with demonstrated leadership experience.
- Strong expertise in Advantest 93K and/or Teradyne UltraFLEX ATE tester platform(s).
- Leadership experience in ATE testing (critical skill), test methodology, silicon process, DFT/DFM, and high-speed digital testing experience.
- Proven track record of leading NPI programs to successful production releases.
- Strong leadership, communication, and cross-functional collaboration skills.
- Strong strategic thinking combined with hands-on execution mindset and problem-solving skills.
- Highly motivated people leader with the ability to multi-task in a fast-paced environment.
- Good knowledge of C/C++, Perl, Python, Java, and Linux environment.
- Expected Base Pay Range (USD) 149,340 - 223,700, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions.
- The expected base pay range for this role may be modified based on market conditions.
- Additional Compensation and Benefit Elements Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments.
- Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition.
- Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones.
- We look forward to sharing more with you during the interview process.
- Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com .
- Interview Integrity To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.
- These tools must not be used to record, assist with, or enhance responses in any way.
- Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time.
- Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.
- This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR).
- As such, applicants must be eligible to access export-controlled information as defined under applicable law.
- Marvell may be required to obtain export licensing approval from the U.S.
- Department of Commerce and/or the U.S.
- Department of State.
- Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-TT1
Sourced directly from Marvell Technology’s career page
Your application goes straight to Marvell Technology.
More from Marvell Technology (709 roles)
Opens marvell.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Marvell Technology
709 positions
Job ID
/job/Santa-Clara-CA/Sr-Staff-Test-Engineering-Manager_2602771
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Micron Technology
Senior Engineer, IPDev Layout
Hyderabad - Phoenix Aquila, India|Other
Micron Technology
INTERN_mNAND System Architecture
Arzano (NA), Italy|Other
Micron Technology
Senior/Engineer, NAND Wafer Level Reliability & Design
Fab 10N/X, Singapore|Other
Micron Technology
Senior Engineer, STPG PE (FDV-Verilog)
MSB, Singapore|Other