Senior Staff Engineer - Design Verification
Opens marvell.wd1.myworkdayjobs.com in a new tab
What You'll Do
- Architect and implement simulation test bench in UVM.
- Develop and execute test-plans for verifying correctness and performance of the design.
- Own and debug failures in simulation to root-cause problems Closely work with logic designers of the block being verified for test plan development, execution, debug, coverage closure and gate level simulations What We're Looking For .
- Requirements Bachelor’s degree in CS/EE with 8+ years of relevant experience, or Master’s degree in CS/EE with 6+ years of relevant experience Strong background in IP verification, including methodology and testbench development Proficient in hardware verification languages such as Verilog, SystemVerilog, UVM, and C/C++ Solid understanding of verification methodologies: object-oriented programming, white-box/black-box testing, directed/random testing, coverage analysis, and gate-level simulations Experience in Unix/Linux environments; scripting skills in Shell, Perl, or Python are a plus Strong analytical and problem-solving skills Ability to manage multiple tasks in a fast-paced environment Excellent communication, interpersonal, and teamwork skills Capable of interfacing effectively at all levels within and outside the organization Proactive in participating in problem-solving and quality improvement initiatives Experience in working on Processor based Subsystems Experience in working on HW Security is desirable Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity.
- We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us.
- For additional information on what it’s like to work at Marvell, visit our Careers page.
- Interview Integrity To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.
- These tools must not be used to record, assist with, or enhance responses in any way.
- Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time.
- Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.
- This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR).
- As such, applicants must be eligible to access export-controlled information as defined under applicable law.
- Marvell may be required to obtain export licensing approval from the U.S.
- Department of Commerce and/or the U.S.
- Department of State.
- Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-CP1
Sourced directly from Marvell Technology’s career page
Your application goes straight to Marvell Technology.
Opens marvell.wd1.myworkdayjobs.com in a new tab
Specialisation
Salary range
₹5-12 LPA to ₹40-70 LPA
Open roles at Marvell Technology
87 positions
Job ID
/job/Bangalore/Senior-Staff-Engineer---Design-Verification_2601733
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Verification roles
Marvell Technology
Senior Principal Engineer Verification
Hyderabad|Verification
Marvell Technology
Principal Engineer - Design Verification
Hyderabad|Verification
Marvell Technology
Design Verification Senior Staff Engineer
Hyderabad|Verification
Marvell Technology
Design Verification Senior Staff Engineer
Hyderabad|Verification