Opens marvell.wd1.myworkdayjobs.com in a new tab
What You'll Do
- supporting data tracking for foundry and OSAT partner activities, helping document risks and mitigation plans during the New Product Introduction (NPI) phase, and contributing to reports summarizing technical progress.
- This role suits someone curious about semiconductor manufacturing and advanced packaging, with strong communication skills and a proactive attitude toward fast-paced, hands-on learning.
- What You Can Expect Support process development activities for 2.5D/3D chip-on-wafer assembly and co-packaged optics in collaboration with foundry and OSAT partners Track and analyze data related to packaging builds to help identify trends and potential risks during NPI phase Document risks and mitigation plans as products mature toward high-volume manufacturing readiness Participate in partner and internal team meetings to gain exposure to design-for-manufacturing, process development, reliability and cost-tradeoff discussions What We're Looking For Currently enrolled in a Master's Degree in Materials Science, Chemical Engineering, Mechanical Engineering, Chemistry, Physics, or a related field with an expected graduation date of Fall 2027 – Summer 2028 Coursework or academic project experience related to semiconductor processing, materials science, or packaging/assembly technologies Familiarity with data analysis and organization using tools such as Excel, JMP, or Minitab Strong written and verbal communication skills, with the ability to summarize technical information clearly for cross-functional audiences Demonstrated ability to work independently and manage multiple tasks in a fast-paced environment Exposure to advanced packaging concepts such as 2.5D/3D chip-on-wafer assembly or co-packaged optics through coursework, research, or internship experience Familiarity with programming or scripting languages such as Python for data analysis Prior internship or research experience in a semiconductor, manufacturing, or process engineering setting Basic understanding of reliability testing or failure analysis concepts Expected Base Pay Range (USD) 37 - 73, $ per hour.
- The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions.
- The expected base pay range for this role may be modified based on market conditions. 
This role is eligible to participate in Marvell's bonus and equity plans, including a new hire equity grant and annual equity refreshers, ensuring you are rewarded for your contributions and remain invested in the company's long-term success.
 Additional Compensation and Benefit Elements Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments.
- Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition.
- Highlights for our interns: medical, dental, and vision coverage, perks and discounts, robust mental health resources to prioritize emotional well-being, and paid holidays.
- Additional compensation may be available for intern PhD candidates.
- We look forward to sharing more with you during the interview process.
- Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com .
- Interview Integrity To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.
- These tools must not be used to record, assist with, or enhance responses in any way.
- Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time.
- Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.
- This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR).
- As such, applicants must be eligible to access export-controlled information as defined under applicable law.
- Marvell may be required to obtain export licensing approval from the U.S.
- Department of Commerce and/or the U.S.
- Department of State.
- Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-TT1
Tools & Skills
Languages
Sourced directly from Marvell Technology’s career page
Your application goes straight to Marvell Technology.
More from Marvell Technology (170 roles)
Marvell Technology
Advanced Packaging Design Verification & Physical Validation Engineer
Burlington, VT|Verification
Marvell Technology
Staff Networking/Interoperability Validation Engineer (Switches/NICs/AEC/Transceivers)
Santa Clara, CA|Other
Marvell Technology
Advanced Package Technology, Principal Engineer
Hsinchu City|Other
Opens marvell.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Marvell Technology
170 positions
Job ID
/job/Santa-Clara-CA/Process-Engineer-Intern--MS---Summer-2027_2603856-1
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Technical Director, Large-Scale AI Model Inferencing
San Jose, California, United States|Other
Samsung Semiconductor
Technical Account Manager, DRAM Business Enablement
San Jose, California, United States|Other
Samsung Semiconductor
Staff Engineer, Storage Product Planning
San Jose, California, United States|Other
Samsung Semiconductor
Staff Engineer, Storage Business Enablement
San Jose, California, United States|Other