Opens intel.wd1.myworkdayjobs.com in a new tab
About This Role
- The successful candidate will be working in Technology Development ESD, LU reliability engineering group focusing on research and development in Electrostatic Discharge (ESD) and Latch-up reliability area.
- This position is responsible for developing solutions and design rules to ensure ESD and latch-up reliability in circuits.
- The engineer will be responsible for but not limited to design test structures, run experiments, analyze data from test structures during technology development phase.
- ESD characterization on test structures using transmission line pulse (TLP) is required.
- Responsibilities also include develop, document, and publish design rules to aid internal and foundry design teams.
- Serve as a consultant to design teams to ensure ESD risks are addressed in analog circuits.
Requirements
- Master's degree in Electrical Engineering, Reliability Engineering, Physics, or related technical field. 3+ years experiences in ESD or LU reliability engineering 3+ years of experience with Device Physics, device characterization and/or basic VLSI design knowledge Preferred Qualifications: Ph.D. in electrical engineering and 1+ years of experience in ESD, LU reliability engineering Experience in planning and guiding the creation of test structure layout on test chips.
- Experience in VLSI circuit design, including analog and digital.
- Knowledge of state-of-the-art ESD circuit design techniques and topologies.
- Deep understanding of transistor device characteristics and characterization methods.
- Experience with transmission line pulse (TLP) measurement.
- Experience on ESD models (i.e.
- CDM, HBM) Data analysis background (JMP, Excel) to support design of experiments and analysis.
Benefits
- We offer a total compensation package that ranks among the best in the industry.
- It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation.
- Find out more about the benefits of working at Intel .
- Annual Salary Range for jobs which could be performed in the US: $155,520.00-219,550.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations.
- Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training.
- Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Sourced directly from Intel’s career page
Your application goes straight to Intel.
Opens intel.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Intel
590 positions
Job ID
/job/US-Oregon-Hillsboro/Technology-Development-Quality-and-Reliability-Engineer_JR0286749
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Technical Director, Large-Scale AI Model Inferencing
San Jose, California, United States|Other
Samsung Semiconductor
Technical Account Manager, DRAM Business Enablement
San Jose, California, United States|Other
Samsung Semiconductor
Staff Engineer, Storage Product Planning
San Jose, California, United States|Other
Samsung Semiconductor
Staff Engineer, Storage Business Enablement
San Jose, California, United States|Other