Opens intel.wd1.myworkdayjobs.com in a new tab
About This Role
- About Intel Foundry At Intel Foundry, our Technology Development and Manufacturing teams power a worldwide network of cutting edge fabs and assembly/test facilities.
- To keep pace with an aggressive technology roadmap, we are pushing the limits of transistor and interconnect reliability delivering faster time to data and higher quality insights that directly shape Intel's and our foundry customers' most advanced process technologies.
- The Opportunity Join the Stress Testing and Reliability (STaR) Lab as part of the Foundry Lab Network (FLN), within the broader Foundry Quality, Reliability, and Labs (FQRL) organization.
- You'll help develop and enable efficient, high-quality reliability testing, with hands-on exposure to reliability characterization of transistors, interconnects, and other devices on today's and tomorrow's technology nodes.
- Location: Intel's Ronler Acres campus in Hillsboro, Oregon—just outside Portland in the beautiful Pacific Northwest, offering an outstanding quality of life alongside world-class engineering challenges.
- What You'll Do As a Quality and Reliability R&D Lab Engineer in Intel's Reliability Labs, you will be at the center of enabling the reliability data collection that underpins our most advanced process technologies.
- In this role, you will own, develop, and manage a suite of lab tools ensuring they are fully maintained, production ready, and capable of delivering high quality, data.
- Core Responsibilities: Technical Problem Solving: Drive root cause investigations when issues arise Continuous Improvement: Lead improvement projects that enhance data integrity, tool performance, automation, and overall lab efficiency Capability Development: Design, develop, and qualify new tools, test methodologies, and workflows for characterizing device reliability Cross-functional Collaboration: Work closely with lab operations, industrial engineers, module engineers, and external vendors Documentation & Transfer: Ensure new processes and methods are robustly developed, documented, and smoothly transferred to operations Development Focus Areas: Design and qualify new reliability stress techniques for transistors, and interconnects Build next-generation reliability stress infrastructure including hardware, software, procedures, and documentation Support pathfinding, technology development, and certification milestones for Intel and foundry customers Model world-class safety, quality, and operational excellence The successful candidate must demonstrate the following: Proven verbal and written communication skills Team player with proven skills to collaborate and influence in heterogenous team Proven skills to perform successfully in a fast paced, high pressure team environment Qualifications: You must possess the below minimum qualifications to be initially considered for this position.
- Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
- Note: For information on Intel’s immigration sponsorship guidelines, please see Intel U.S.
- Immigration Sponsorship Information Minimum Qualifications and Experience : A minimum of a Master's degree in Electrical Engineering/Physics/related field with 3+ years of experience on electrical characterization of electronic materials and devices.
- In addition, you must have 3+ years of experience in the following: Experience in semiconductor electrical characterization, device testing, and troubleshooting using parametric analyzers, oscilloscopes, and related equipment Leadership experience in technical organizations Project management skills Statistics with practical experience using JMP Experience applying statistical analysis techniques to experimental data; proficiency with JMP or equivalent Experience with hardware automation, preferably using LabVIEW, TestStand, or Python Preferred Qualifications and Experience : PhD in Electrical Engineering, Physics, or a related field Previous related work experience in a semiconductor foundry preferred Experience of work and external vendors will be an advantage Experience leading technical teams, influencing stakeholders, and managing resources and timelines in a matrixed environment Familiarity with semiconductor device fabrication processes and packaging process flows Delivering results in time-critical technical projects involving innovation and strategic planning Problem-solving techniques and fundamental engineering concepts to create novel, efficient solutions Why Join Us? This is a highly visible, technically challenging role where your work will directly influence the reliability, performance, and time-to-market of current and future Intel process technologies.
- You'll be part of a dedicated team advancing the reliability stress capabilities needed to qualify both Intel's internal products and external foundry customers' technologies.
Benefits
- We offer a total compensation package that ranks among the best in the industry.
- It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation.
- Find out more about the benefits of working at Intel .
- Annual Salary Range for jobs which could be performed in the US: $133,800.00-188,890.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations.
- Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training.
- Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Sourced directly from Intel’s career page
Your application goes straight to Intel.
Opens intel.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Intel
759 positions
Job ID
/job/US-Oregon-Hillsboro/Quality-and-Reliability-R-D-Lab-Engineer_JR0283540
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Senior Director, Architecture Research Lab
San Jose, California, United States|Other
Micron Technology
PRINCIPAL ENGINEER, SSD VALIDATION
MSB, Singapore|Other
Micron Technology
MGR, F16 HVM PROCESS WET/CMP
Taichung - Fab 16, Taiwan|Other
Micron Technology
Shift Engineer, MTB PWF WET
Taichung - MTB, Taiwan|Other