Opens intel.wd1.myworkdayjobs.com in a new tab
About This Role
- We are part of the assembly and test technology development team based in Chandler, supporting advanced electronic packaging technology development.
- Our team directly supports quality and reliability failure analysis and also supports package material and assembly process development.
- The candidate will be responsible for conducting failure analysis to identify electrical failures, as well as physical failure analysis to support root cause understanding of new package technologies.
- Require setting up, operating and maintaining laboratory instruments, conducting experiments, making observations and documenting results, and often developing conclusions.
- Note: The work schedule will be 10x4 (10hr per day, Sunday – Wednesday or Wednesday – Saturday).
- Candidate should exhibit the following behavioral traits: • Verbal and technical writing skills. • Work well with a team, deliver under pressure, and well organized.
Requirements
- to be initially considered for this position.
- Preferred qualifications are in addition to the requirements and are considered a plus factor in identifying top candidates.
Requirements
- Candidate must possess an Associate degree or Bachelor's degree in Material Science Engineering, Electrical Engineering, Chemical Engineering, Mechanical Engineering or related fields of study. • Familiar with basic scientific principles and has some laboratory experience • 1+ years of hands-on project experience on a scientific topic.
Nice to Have
- Prior experience with electrical failure analysis, mechanical polisher, optical microscope, electron microscopy. • Some understanding of packaging material property and behavior.
Benefits
- We offer a total compensation package that ranks among the best in the industry.
- It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation.
- Find out more about the benefits of working at Intel .
- Annual Salary Range for jobs which could be performed in the US: $51,710.00-99,770.00 USD (Hourly Role) The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations.
- Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training.
- Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Sourced directly from Intel’s career page
Your application goes straight to Intel.
Opens intel.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Intel
732 positions
Job ID
/job/US-Arizona-Phoenix/Process-Integration-and-Yield-Technician_JR0288008
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Staff Engineer, SRAM Circuit Design
San Jose, California, United States|Other
Samsung Semiconductor
Senior Manager, Memory Sales
San Jose, California, United States|Other
Micron Technology
CMP PROCESS ENGINEER
Taichung - Fab 16, Taiwan|Other
Micron Technology
Senior Manager, FE Central PQE (Deviation Management)
Fab 10A, Singapore|Other