Opens intel.wd1.myworkdayjobs.com in a new tab
About This Role
- Substrate Packaging Technology Development (SPTD) is looking for a Packaging Research and Development Engineer to join the Module Engineering Backend Area specifically to be in charge of process and material development to scale advanced substrate packaging technology to enable further die disaggregation / heterogenous integration.
- This position requires most of time spent on the factory floor and/or interacting with equipment/material suppliers.
- The candidate will join and become part of a world class first of a kind embedded die packaging facility, learn advanced substrate manufacturing know-how, drive disruptive technology innovations, and be part of creating history in the substrate packaging industry.
- Responsibilities will include but not be limited to: - Define and establish equipment configurations, process specifications, and integrated process flow for new process technologies - Plan and conduct comprehensive DOEs to fundamentally characterize process window, and understand process / equipment / materials interactions - Drive continuous process improvements on process capability/stability, quality/reliability, cost/yield, automation, and productivity - Lead and participate in cross-functional and cross-organizational teams or work groups that support substrate technology development.
- The ideal candidate should exhibit the following behavioral traits and/or skills: - Written and verbal communication and teamwork skills. - Interact with equipment and materials suppliers. - Willingness to travel (some travel may be required, less than 5 percent) - Work with ambiguity and flexibility with respect to job roles and working hours is required.
Requirements
- to be initially considered for this position.
- Preferred qualifications are in addition to the requirements and are considered a plus factor in identifying top candidates.
- Knowledge and/or experience listed below would be obtained through a combination of your schoolwork and/or classes and/or research and/or relevant previous job and/or internship experiences.
Requirements
- The candidate must possess one of the following: Master's degree in a relevant science or engineering discipline, preferably Mechanical Engineering, Chemical Engineering, Materials Science, Physics, or Chemistry , with 3+ years of related experience ; or PhD degree in a relevant science or engineering discipline, preferably Mechanical Engineering, Chemical Engineering, Materials Science, Physics, or Chemistry , with 1+ year of related experience .
- Experience listed below should be in any of the following: Mechanical & Materials Engineering: Solid background in mechanical and materials engineering, with experience applying materials characterization, mechanical design principles, reliability assessments, and failure analysis to support advanced packaging and manufacturing technology development.
- Advanced Packaging & Manufacturing Development: Experience developing semiconductor packaging, substrate, embedded die, or heterogeneous integration technologies, including hands-on work with process equipment, factory operations, and equipment suppliers.
- Process Characterization & Optimization: Expertise in DOE, statistical analysis, process development, root cause investigation, and driving improvements in yield, reliability, quality, and process capability.
Nice to Have
- 1+ years of experience in the following: - Research & Innovation Experience: Experience conducting research in semiconductor packaging, materials, manufacturing processes, or related fields - Engineering troubleshooting and analytical skills on integrated technology issues and experience working with broad team of other process and integration engineers. - Experience owning process tools with knowledge of SPC PCS RFCs equipment troubleshooting statistical design of experiments and process development. - Experience working with a variety of organic/inorganic materials and processes as well as characterizations utilizing techniques such as DSC, TGA, D/TMA, Titration, ICPMS, FTIR, XPS, TOFSIMS, EDX, SEM, etc. is highly desirable. - Experience with statistical data analysis, JMP and JSL, Python, relational database structure and usage, machine learning.
- Become part of Intel's innovative team and take the next step in your career by applying today.
Benefits
- We offer a total compensation package that ranks among the best in the industry.
- It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation.
- Find out more about the benefits of working at Intel .
- Annual Salary Range for jobs which could be performed in the US: $133,800.00-188,890.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations.
- Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training.
- Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Tools & Skills
Languages
Sourced directly from Intel’s career page
Your application goes straight to Intel.
Opens intel.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Intel
590 positions
Job ID
/job/US-Arizona-Phoenix/Packaging-Research-and-Development-Engineer_JR0286710
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Technical Director, Large-Scale AI Model Inferencing
San Jose, California, United States|Other
Samsung Semiconductor
Technical Account Manager, DRAM Business Enablement
San Jose, California, United States|Other
Samsung Semiconductor
Staff Engineer, Storage Product Planning
San Jose, California, United States|Other
Samsung Semiconductor
Staff Engineer, Storage Business Enablement
San Jose, California, United States|Other