Opens intel.wd1.myworkdayjobs.com in a new tab
About This Role
- Job Description Intel is a company of bold and curious inventors and problem solvers who create some of the most astounding technology advancements and experiences in the world.
- With a legacy of relentless innovation and a commitment to bring smart, connected devices to every person on Earth, our diverse and brilliant teams are continually searching for tomorrow's technology and revel in the challenge that changing the world for the better brings.
- As part of Intel's Corporate Memory Organization, you will: test, and deploy a QA ruleset to analyze and flag collateral quality issues in memory compiler generated collateral from central team, be liaison between design team and central QA team for intake of QA tool suite, develop memory compiler specific checks, support teams in the use the QA ruleset first and second level before escalating to vendor or to central team, as part of team, define of the QA ruleset and checks necessary to ensure high quality memory deliverables and work with central team to establish the capability in time.
- Behavioral traits: - Requires strong attention to detail. - Requires the ability to interact with many teams collaboratively under time sensitive circumstances in multiple time zones. - Demonstrate strong customer orientation by being responsive to team's requests quickly and incorporating their feedback into the flow.
- This position is not eligible for Intel immigration sponsorship Qualifications: Qualifications Minimum qualifications are required to be initially considered for this position.
- Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
Requirements
- MS degree with 7 years of experience in Electrical or Computer Engineering or BS degree with 9 years of experience in Electrical or Computer Engineering - Experience to be consider: 2+ years of experience with Developing automation scripting.
- Familiarity with Hard IP deliverables including collaterals in formats required by one or more of these vendors: Synopsys, Siemens, Ansys, and Cadence integration.
Nice to Have
- PhD degree with 2 years of experience in Electrical or Computer Engineering Proficiency with scripting languages including Python and/or perl and/or tcl. 5 years of experience with IP circuit design Experience developing python unit tests.
- Experience with Siemen's Solido crosscheck framework.
- Experience with: At least 2 collateral types, including: liberty, upf, rtl, avm, lef, oasis, apache.
- Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.
Benefits
- We offer a total compensation package that ranks among the best in the industry.
- It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation.
- Find out more about the benefits of working at Intel .
- Annual Salary Range for jobs which could be performed in the US: $141,910.00-269,100.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations.
- Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training.
- Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Sourced directly from Intel’s career page
Your application goes straight to Intel.
Opens intel.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Intel
624 positions
Job ID
/job/US-Texas-Austin/IP-Development-Engineer_JR0285761
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Staff Engineer, Trace-Driven Simulator Development
San Jose, California, United States|Other
Micron Technology
Executive Admin - ID1
Boise, ID - Main Site|Other
Micron Technology
OCT CMP Mfg. Alignment (MA) Engineer/Sr Engineer
Taichung - Fab 16, Taiwan|Other
Micron Technology
MANAGER, SMART MFG & AI, DATA ENG (Taichung or Taoyuan)
2 Locations|Other