Opens intel.wd1.myworkdayjobs.com in a new tab
About This Role
- Designs, develops, and supports custom design infrastructure, EDA methodologies, and automation solutions for semiconductor testchip development across advanced technology nodes.
- Drives end-to-end enablement of testchip integration, custom layout design, E-Test structures, design libraries, and verification flows to accelerate process technology development and silicon readiness.
- Develops and maintains automation frameworks using SKILL, Python, and scripting languages for layout generation, library management, data migration, and design-flow optimization.
- Enables and validates CAD environments, version-control systems, and database infrastructures.
- Collaborates with design, process, technology development, reliability and validation teams to deliver scalable methodologies for full-chip integration, DRC/LVS verification, tape-in readiness, and silicon characterization.
Nice to Have
- Exposure to C/C++ or other object oriented programming languages. • Knowledge P-cell development and Testchip integration. • Exposure to implementation of AI based applications in EDA tools.
Sourced directly from Intel’s career page
Your application goes straight to Intel.
Opens intel.wd1.myworkdayjobs.com in a new tab
Specialisation
Salary range
₹5-12 LPA to ₹35-60 LPA
Open roles at Intel
787 positions
Job ID
/job/India-Bangalore/EDA-Tools-Hardware-Engineer_JR0286973
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar CAD/EDA roles
Micron Technology
DRAM CAD Design Environment Engineer
Hashimoto, Japan|CAD/EDA
Micron Technology
Staff CAD Engineer
Richardson, TX|CAD/EDA
GlobalFoundries
EDA Computing / HPC Infrastructure MTS
IND - Karnataka - Bengaluru - North|CAD/EDA
GlobalFoundries
EDA Computing / HPC Infrastructure MTS
Richardson|CAD/EDA