Opens intel.wd1.myworkdayjobs.com in a new tab
About This Role
- We are seeking a highly experienced technical leader to lead the PDK Architecture team responsible for driving the technical execution of Intel's Process Design Kit (PDK) across leading-edge technology nodes.
- The position leads a team that serves as the technical leaders for overall PDK execution and the primary bridge between Technology Development, PDK Development, and EDA partners to ensure technology requirements are translated into scalable, high-quality, and customer-ready PDK solutions.
- The role combines deep technical expertise, cross-functional leadership, customer-focus, and program execution to enable predictable and high-quality PDK deliveries for internal and external customers.
- Key Responsibilities PDK Targeting and Definition Lead the definition and specification of PDK scope and content Act as primary interface to Technology Definition to align and lock down inputs for PDK - ensuring Technology requirements, modeling inputs, design rules, PDK scope are defined and closed prior to execution.
- Drive technology closure and readiness assessments across Logic, SRAM, AMS, APR, Reliability, and Packaging domains.
- Drive technical architecture and implementation decisions for the PDK.
- Define standards and repeatable processes to streamline and accelerate PDK development Develop technology capability roadmaps and ensure PDK commitments align with technology performance objectives and customer requirements.
- Lead executive-level reviews to identify and resolve technology readiness gaps before they impact PDK schedules.
- Partner with Technology Development organizations to evaluate new process features, design enablement requirements, and ecosystem impact before PDK execution begins. 3DIC Enablement Define and execute the architecture roadmap for 3DIC and advanced packaging PDK solutions.
- Drive development and release of 3DK collateral supporting heterogeneous integration technologies.
- Ensure PDK architectures support future chiplet, system-in-package, and heterogeneous integration offerings PDK Specifications and Governance Own PDK specification methodology, quality standards, and governance processes.
- Establish machine-readable and AI-enabled specification frameworks that improve automation and traceability.
- Ensure specifications accurately translate technology requirements into executable PDK deliverables.
- Drive specification signoff processes and cross-functional alignment with Technology Development and Design Enablement teams.
- Drive quality, completeness, and traceability of PDK requirements.
- Lead specification sign-off processes across Technology Development, PDK Development, and Design Enablement organizations.
- Cross-Functional Leadership Lead globally distributed teams and influence organizations across PDK Development, QA, Infrastructure and Technology Development Partner with Program management for PDK execution.
Requirements
- MS or PhD in Electrical Engineering, Computer Engineering, Physics, Materials Science, or related discipline. 10+ years in semiconductor technology development, design enablement, EDA, PDK development, CAD, DTCO, or related fields.
- Strong communication and executive presentation skills.
- Preferred Qualifications Experience with foundry PDK development and release processes.
- Understanding of design rules, extraction, modeling, physical verification, custom design flows, APR flows, and validation methodologies.
- Experience working with EDA partners such as Synopsys, Cadence, and Siemens.
- Knowledge of specification systems, automation frameworks, AI-assisted workflows, and software development methodologies.
- Proven experience driving organizational transformation, standardization, and quality improvements.
Benefits
- We offer a total compensation package that ranks among the best in the industry.
- It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation.
- Find out more about the benefits of working at Intel .
- Annual Salary Range for jobs which could be performed in the US: $233,990.00-330,340.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations.
- Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training.
- Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Sourced directly from Intel’s career page
Your application goes straight to Intel.
Opens intel.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Intel
624 positions
Job ID
/job/US-California-Santa-Clara/Director---PDK-Architecture_JR0285757
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Staff Engineer, Trace-Driven Simulator Development
San Jose, California, United States|Other
Micron Technology
Executive Admin - ID1
Boise, ID - Main Site|Other
Micron Technology
OCT CMP Mfg. Alignment (MA) Engineer/Sr Engineer
Taichung - Fab 16, Taiwan|Other
Micron Technology
MANAGER, SMART MFG & AI, DATA ENG (Taichung or Taoyuan)
2 Locations|Other