Opens intel.wd1.myworkdayjobs.com in a new tab
About This Role
- Be a part of Intel's Advanced Packaging Command Center (APCC), the global command center for advanced packaging that provides remote capabilities, follow-on engineering, and operational support across Wafer Packaging Manufacturing (WPM).
- Through APCC, engineering expertise is focused to improve coordination across regions, drive standardization, and improve responsiveness, while strengthening end-to-end operational execution across regions and delivering consistent, high-quality execution at scale.
- As the defect review technician, you will be instrumental in supporting global defect review activities, including defect classification, validation, and hold lot disposition.
- You will help maintain quality excellence while contributing to APCC's mission of delivering standardized, high-quality execution at scale.
- Your primary focus will be the accurate classification of defects captured by multiple inspection systems.
- Through precise defect classification, you will play a vital role in minimizing defect noise, driving systematic defect reduction initiatives, and maintaining the optimal balance between quality control and manufacturing efficiency.
- Key Responsibilities 1.
- Defect Classification and Analysis • Review and Analyze defect images captured by diverse metrology tools. • Accurately classify defects based on documented defect specification. • Distinguish between true defects requiring disposition action and false positives or nuisance defects. • Maintain proficiency across multiple inspection platforms and adapt classification criteria to different tool capabilities and imaging conditions 2.
- Defect Validation • Verify defect classifications against established criteria and specifications • Partner with Layer Owner to ensure consistent defect categorization approaches • Prevent over-rejection scenarios by accurately identifying non-critical defects and cosmetic variations that do not impact product performance. • Avoid under-rejection situations by ensuring killed defects are properly identified and flagged for disposition. 3.
- Hold Lot Disposition • Ensure strict compliance in review and disposition of hold lots based on documented Out-of-Control Action Plans (OCAP) • Ensure proper documentation and traceability of all disposition decisions. • Collaborate with Layer Owner to update and refine OCAP procedures based on emerging defect patterns 4.
- First Level Defect Analysis • Perform comprehensive first level defect analysis as the initial point of technical review for all flagged defects. • Document initial findings and recommendations to support Layer Owner analysis and decision-making processes.
Requirements
- Diploma in Engineering or Technical discipline (e.g., Electrical, Mechanical, Manufacturing, Mechatronics, Semiconductor-related fields) Preferred Qualifications: - 3-5 years of experience in wafer assembly processes, manufacturing systems, or the semiconductor environment. - Familiarity with wafer fabrication, assembly processes, and associated failure modes or mechanisms. - Strong problem-solving skills, attention to detail with operational steps and defects, and an ability to manage multiple tasks concurrently. - Effective written and verbal communication skills in English.
- Additional requirement: • Good communication and teamwork abilities • Willingness to learn and adapt to new functions • Attention to detail and commitment to quality standards • Ability to work at a desk workstation for extended periods while maintaining focus and accuracy • Ergonomic awareness and ability to maintain proper posture during extended computer-based work sessions • Adaptability to rotating shift patterns to provide continuous coverage across multiple time zones We invite you to bring your skills, curiosity, and commitment to innovation to Intel, where you can contribute to groundbreaking solutions and shape the future of technology.
- Apply today to embark on your next career adventure.
Sourced directly from Intel’s career page
Your application goes straight to Intel.
Opens intel.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Intel
652 positions
Job ID
/job/Malaysia-Penang/Defect-Review-Technician_JR0284832
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Technical Account Manager, DRAM Business Enablement
San Jose, California, United States|Other
Samsung Semiconductor
Senior Engineer, Connectivity Software, UWB - WIFI
San Jose, California, United States|Other
Micron Technology
SSD Hardware Architect
2 Locations|Other
Micron Technology
PCB Layout Designer
Boise, ID - Main Site|Other