Opens intel.wd1.myworkdayjobs.com in a new tab
About This Role
- Be a part of Intel's Advanced Packaging Command Center (APCC), the global command center for Advanced Packaging that provides remote capabilities, follow-on engineering, and operational support across Wafer Packaging Manufacturing (WPM).
- Through APCC, engineering expertise is focused to improve coordination across regions, drive standardization, and improve responsiveness, while strengthening end-to-end operational execution across regions and delivering consistent, high-quality execution at scale.
- As the defect review technician, you will be instrumental in supporting global defect review activities, including defect classification, validation, and hold lot disposition.
- You will help maintain quality excellence while contributing to APCC's mission of delivering standardized, high-quality execution at scale.
- Your primary focus will be the accurate classification of defects captured by multiple inspection systems.
- Through precise defect classification, you will play a vital role in minimizing defect noise, driving systematic defect reduction initiatives, and maintaining the optimal balance between quality control and manufacturing efficiency.
- Responsibilities will include but are not limited to Defect Classification and Analysis: • Review and Analyze defect images captured by diverse metrology tools. • Accurately classify defects based on documented defect specification. • Distinguish between true defects requiring disposition action and false positives or nuisance defects. • Maintain proficiency across multiple inspection platforms and adapt classification criteria to different tool capabilities and imaging conditions Defect Validation: • Verify defect classifications against established criteria and specifications • Partner with Layer Owner to ensure consistent defect categorization approaches • Prevent over-rejection scenarios by accurately identifying non-critical defects and cosmetic variations that do not impact product performance. • Avoid under-rejection situations by ensuring killed defects are properly identified and flagged for disposition.
- Hold Lot Disposition: • Ensure strict compliance in review and disposition of hold lots based on documented Out-of-Control Action Plans (OCAP) • Ensure proper documentation and traceability of all disposition decisions. • Collaborate with Layer Owner to update and refine OCAP procedures based on emerging defect patterns • First Level Defect Analysis • Perform comprehensive first level defect analysis as the initial point of technical review for all flagged defects. • Document initial findings and recommendations to support Layer Owner analysis and decision-making processes.
Requirements
- are required to be initially considered for this position . • Diploma in Engineering ( Manufacturing, Mechatronics, Semiconductor Technology, Electronics, Mechanical or related disciplines), Diploma in Science Stream (Computer Science, Information Technology (IT), Physics, Chemistry, Mathematics & Statistics or related disciplines) • Ability to work rotating shifts to provide continuous support across global manufacturing operations. • Strong English communication skills, including reading, writing, and verbal communication. • Proficiency in computer-based work and ability to maintain focus and accuracy while reviewing large volumes of inspection images. • Ability to work at a workstation for extended periods while maintaining attention to detail and review quality.
Nice to Have
- 1+ years of working experience in semiconductor manufacturing, wafer fabrication, advanced packaging, metrology, inspection, quality, or manufacturing operations environments. • Fresh graduates are encouraged to apply. • High attention to detail and commitment to quality standards. • Effective communication and teamwork skills in a global, cross-functional environment. • Willingness to learn new technologies, inspection platforms, and manufacturing processes.
- We're excited to welcome passionate individuals who are ready to bring their skills and energy to Intel's dynamic environment.
- Take this opportunity to be part of a team that values growth, collaboration, and innovation.
- Apply today, and help us create the future of technology.
Sourced directly from Intel’s career page
Your application goes straight to Intel.
Opens intel.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Intel
787 positions
Job ID
/job/Malaysia-Penang/Defect-Review-Technician--Contract-_JR0288381
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Sr. Director, Sales
San Jose, California, United States|Other
Samsung Semiconductor
Senior Buyer
San Jose, California, United States|Other
Samsung Semiconductor
Principal Engineer, Hardware Emulation
San Jose, California, United States|Other
Samsung Semiconductor
Director Federal Government Relations
Washington, District of Columbia, United States|Other