Opens intel.wd1.myworkdayjobs.com in a new tab
About This Role
- Defect Reduction Engineers are responsible for the development and sustaining of integrated defect monitors in Intel's semiconductor processes.
- Integrated defect monitors are a key component of delivering world class yields for our customers.
- As part of your role, you will work in the Defect Metrology area as part of a team of layer owners .
- In this role, key responsibilities include: Own multiple integrated monitors.
- D evelop solutions to problems utilizing statistical knowledge and problem-solving tools as well as developing strategies to prevent the recurrence of the problem in future.
- Tr oubleshooting complex issues, developing scalable solutions, and implementing strategies to prevent recurrence.
- C ontinuously improve tool performance and optimize recipes through sustaining and innovation activities.
- Lead continuous improvement initiatives with your team organization which will improve the operational performance of the area.
Qualifications
- Minimum Requirements Level 8 (NFQ) degree or higher in Science or Engineering (e.g., Physics, Chemistry, Materials Science, Electrical/Mechanical/Chemical Engineering, Mechatronics, Biomedical Engineering, Nanotechnology, Mathematics, or related field) 4+ years of experience in an engineering environment Strong analytical and problem ‑ solving skills with ability to work independently and take ownership Proven data analysis skills, including statistical analysis and visualization (e.g., JMP or similar tools) Strong written and verbal communication skills Ability to work effectively in cross ‑ functional and multicultural teams Preferred Requirements Experience in semiconductor, pharmaceutical, biomedical, medical device, or advanced manufacturing environments High attention to detail and strong adherence to procedures Good planning and organizational skills Requirements listed would be obtained through a combination of industry relevant job experience / research.
- Knowledge of processes such as diffusion, etching, plating, lithography, and thin film deposition in semiconductor fab manufacturing operations would be an advantage .
Benefits
- Your recruiting team will share the confirmed base salary along with any applicable total compensation elements upon employment offer delivery.
Sourced directly from Intel’s career page
Your application goes straight to Intel.
Opens intel.wd1.myworkdayjobs.com in a new tab
Specialisation
Open roles at Intel
649 positions
Job ID
/job/Ireland-Leixlip/Defect-Reduction-Engineer_JR0284847
Get matched to roles like this
Upload your resume once. We’ll notify you when matching roles open up.
Join talent pool — freeSimilar Other roles
Samsung Semiconductor
Staff Technical Program Manager
San Jose, California, United States|Other
Samsung Semiconductor
Staff Engineer, SRAM Circuit Design
San Jose, California, United States|Other
Samsung Semiconductor
Senior Manager, Market Intelligence
San Jose, California, United States|Other
Samsung Semiconductor
Manager, Memory Sales
San Jose, California, United States|Other